

Restricted Distribution

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

PREFACE

This manual contains Condensed Logic Flow charts to be used for recall or instructional purposes.

The EC Level of the CAS Logic Diagrams (CLD) for the basic machine is 128062. The Level for the 1400 Compatibility section is 128122.

The charts in this manual were drawn to show the general logic and flow of the microprogram used by the 2030. The charts contain the CAS logic diagram page numbers where the exact process can be located and followed.

Fifth Edition (June 1967)

This edition, Y24-3466-2, is a major revision of and obsoletes the previous edition, Y24-3466-1, and the Supplement Y24-3490. Principal changes include the addition of the diagnostic techniques charts and information pertaining to ROAR stop.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. 171, P. O. Box 6, Endicott, N. Y. 13760. Send comments concerning the manual to this address.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. 171, PO 6, Endicott, New York 13760 Address comments concerning the manual to this address.

Contents

CONDENSED	LOGIC FLOW	CHARTS
-----------	------------	--------


CONDENSED LOGIC I LOW CHARTS			
I-Cycles, Sheet 1	CLF 001	1400 I-Cycle End	CLF 107
I-Cycles, Sheet 2	CLF 002	1400 Reader, Punch, Printer Ops Decode	CLF 108
		1400 1402-1403 Ops	CLF 109
	C1E 002	1400 B	CLF 110
RR-RX Fixed Point, Multiple Codes 1	CLF 003 CLF 004	1402 Read Data Loop	CLF 111
RR-RX Fixed Point, Multiple Codes 2		1402 Punch 1403 Print Data Loops	CLF 112
RR-RX Fixed Point, Multiple Codes 3	CLF 005 CLF 006	1402 Read Objectives	CLF 113
RR-RX Fixed Point, Multiple Codes 4	CLF 000	1402 Punch Objectives	CEI 110
RR Supervisor Call, Interrupts and	CLF 007	1403 Form and Print Objectives	CLF 114
System Reset	CLF 007	1403 Form and Trim Objectives	C 2,
RR-RX Binary Multiply	CLF 000	1400 Tape Common, Branch on EOF	CLF 115
RR-RX Binary Divide	CLF 010	1400 Multiplexor Tape Objective	CLF 116
RR-RX Binary Divide Example RX Convert to Binary	CLF 010	1400 Multiplexor Setup, Branch on Error	CLF 117
RX Convert To Decimal	CLF 012	1400 Multiplexor Read	CLF 118
RS Shifts (Logical and Algebraic)	CLF 013	1400 TapeMultiplexor Write, Tape	
RSMultiple Codes	CLF 014	Ending	CLF 119
K2 Momple Codes	<u> </u>	1400 TapeSelector Tape Objectives	CLF 120
		1400 TapeSelector Setup	CLF 121
SS Multiple Codes	CLF 015	1400 TapeSelector Read	CLF 122
SS Translate, Translate and Test	CLF 016	1400 TapeSelector Write	CLF 123
SS Edit, Edit and Mark	CLF 017	1400 TapeSelector Tape Ending,	
SS Edit Example	CLF 018	Branch on Error	CLF 124
SS Pack, Unpack, and Move With Offset	CLF 019	1400 FileSeek Op	CLF 125
SS Decimal-Add, Subtract, Compare,		1400 FileSeek Objective	CLF 126
and Zero Add	CLF 020	1400 FileR/W With Addresses	CLF 127
SS Decimal-Add, Subtract Example	CLF 021	1400 FileR/W With AddressesSheet 2	CLF 128
SS Decimal–Multiply	CLF 022	1400 FileWrite With Addresses Data	
SS Decimal–Multiply Example	CLF 023	Loop	CLF 129
SS Decimal-Divide	CLF 024	1400 FileWrite With Addresses Data	
SS Decimal-Divide Example	CLF 025	LoopSheet 2	CLF 130
		1400 FileRead With Addresses Data	a. = 101
	CLE 024	Loop	CLF 131
RR-RX Floating Point-Halve, Store	CLF 026	1400 FileRead With Addresses Data	CLE 100
RR-RX Floating Point-Multiple Codes	CLF 027	LoopSheet 2	CLF 132
RR-RX Floating PointAdd, Subtract	CLF 028	1400 FileAlternate Track Seek	CLF 133
and Compare	CLF 028	1400 FileAlternate Track Seek	CLF 134
RR-RX Floating PointAdd Example	CLF 029	Sheet 2	CLF 134 CLF 135
RR-RX Floating Point-Multiply	CLF 031	1400 FileReturn to Original Track	
RR-RX Floating PointMultiply Example	CLF 031	1400 File-Sense Command for Unit Check	
RR-RX Floating PointDivide	CLF 032	1400 FileR/W With Addresses Objective	es CLF 137
RR–RX Floating Point––Divide Example	CE, 000	1400 FileR/W With Addresses	CLF 138
		Objectives Sheet 2	CLF 139
I/O Ops Initialization and Test		1400 FileOps 1, 2, and 5 Objectives	.
Channel Selector Channel	CLF 034	1400 FileOps 1, 2, and 5	C) 5 140
		ObjectivesSheet 2	CLF 140
Start I/OSelector Channel	CLF 035	1400 FileRBC With Addresses	C1E 141
		Objectives	CLF 141
Test I/OSelector Channel	CLF 036	1400 FileRBC With Addresses	CLF 142
		ObjectivesSheet 2	CLF 142
Halt I/OSelector Channel	CLF 037	1400 FileRBC for 1, 2, and 5 Ops	CLF 143
		Objectives 1400 FileRBC for 1, 2, and 5 Ops	CLI 140
I/O Sheet 3—IPL and MPX Start	CLE 020	ObjectivesSheet 2	CLF 144
1/01	CLF 038	1400 FileScan Op Objectives	CLF 145
I/O Sheet 4MPX Data Loop	CLF 039	1400 FileScan Op Objectives	51
I/O Sheet 5Test I/O, Interrupt to	CLF 040	Sheet 2	CLF 146
Store CSW	CLF 040 CLF 041	1400Console and 1050	CLF 147
I/O Sheet 6Test I/O 2	CLI OTI	1400Console and 1050, Branch on	
I/O Sheet 7MPX Halt I/O, Test Channel	CLF 042	Inquiry	CLF 148
I/O Sheet 8MPX Chaining, Transfer	CEI OIL	. 1 /	
in Channel and Share Request	CLF 043	1442Read Objectives	CLF 149
I/O Sheet 9MPX Error Routines	CLF 044	1442Punch Objectives	CLF 150
1050 Operation-Sheet 1	CLF 045	1442Stacker Select Objective	CLF 151
1050 Operation-Sheet 2	CLF 046	1442–1443 Branch on Condition	CLF 152
1050Write Operation	CLF 047		~·
1050Read Reader-2 Operation	CLF 048	1443 Print Objective	CLF 153
1050-Read Inquiry Operation		1443 Form Ops Objectives	CLF 154
	CLF 049	1	
1000 maa mqony op 2000	CLF 049	, ·	CIT 155
		1400 Stops, Interrupts, Resets and IPL	CLF 155
1400 I-Cycles, Address Example	CLF 101	1400 Stops, Interrupts, Resets and IPL	
1400 I–Cycles, Address Example 1400 I–Cycles Start	CLF 101 CLF 102	1400 Stops, Interrupts, Resets and IPL Mode Switching, 99 Op	CLF 155
1400 I–Cycles, Address Example 1400 I–Cycles Start 1400 I–Cycles A and B Address Setup	CLF 101 CLF 102 CLF 103	1400 Stops, Interrupts, Resets and IPL Mode Switching, 99 Op CFMT, CFMF, CFLT and CFLF	CLF 156
1400 I–Cycles, Address Example 1400 I–Cycles Start 1400 I–Cycles A and B Address Setup Invalid Address Convert	CLF 101 CLF 102 CLF 103 CLF 104	1400 Stops, Interrupts, Resets and IPL Mode Switching, 99 Op CFMT, CFMF, CFLT and CFLF Instruction, Sheet 1	
1400 I–Cycles, Address Example 1400 I–Cycles Start 1400 I–Cycles A and B Address Setup	CLF 101 CLF 102 CLF 103	1400 Stops, Interrupts, Resets and IPL Mode Switching, 99 Op CFMT, CFMF, CFLT and CFLF	CLF 156


DIAGNOSTIC TECHNIQUES CHARTS

Action Index	DT Chart	Α	Machine Language (Macro Program)	DT Chart L
Diagnostic Check Out	DT Chart	В	Loops	
CPU Checks	DT Chart	C	Multiplexor Channel	DT Chart M
Device Chart	DT Chart	D	Multiplexor Catalog Numbers	DT Chart N
Operators Console Check Out	DT Chart	E	Program Checks	DT Chart P
1400 Compatibility Oriented	DT Chart	F	Missing Records or Wrong Results	DT Chart R
Hang Ups, Loops, and Stops	DT Chart	Н	Selector Channel	DT Chart S
Last Initiated Address	DT Chart	HI	Wait and/or Error Message,	DT Chart WX
IPL	DT Chart	I	Unexpected External Interrupt	
CF Stops and Special One Word Loops	DT Chart	J	Power and LP Light	DT Chart YZ

ROAR STOP CHARTS

IPL Three Card Hex LoaderMPX Channel Burst Mode	RS Chart 1	1400 Compatibility Tape Selector Setup-Tape Write Op 9 Track Drive	RS Chart 13
Selector ChannelTape and File IPL	RS Chart 2	1400 Compatibility Tape Read	RS Chart 14
Objective Approach to Channels	RS Chart 3	Operation TMPXR	NS CHAIT 14
MPXSIO Input/Output Burst or Byte Mode	RS Chart 4	1400 Compatibility–Tapes on MPX Set Up––Tape Write Op 9 Track	RS Chart 15
Selector Channel	RS Chart 5	Drive	
Selector Channel TIO and SIO	RS Chart 6	1400 File Compatibility	RS Chart 16
1400 Compatibility I Cycle	RS Chart 7	1400 Sector Read/Write/RBC	RS Chart 17
1401 Compatibility Punch Operation	RS Chart 8	1400 Sector Read/Write With Address	RS Chart 18
1401 Compatibility Read Operation	RS Chart 9	Initial Selection File Commands	RS Chart 19
1401 Compatibility Print Operation	RS Chart 10	Head Seek 1B	RS Chart 20
1400 Tape Operation-Tapes on MPX	RS Chart 11	Search ID31 Command	RS Chart 21
Channel or Selector Channel		Sense Command04	RS Chart 22
l Cycles		Seek Operation	RS Chart 23
1400 Compatibility Tape Read	RS Chart 12	Alternate Track Entry and Exit	RS Chart 24
OperationSelector Channel		Objective	NS CHAIT 24







OP	Name	Char
04	Set Program Mask	007
05	Branch and Link	006
06	Branch on Count	004
07	Branch on Condition	004
08	Set Key	003
09	Insert Key	003
0A	Supervisor Call	007
10	Load Positive	003
11	Load Negative	003
12	Load and Test	003
13	Load Complement	027
14	AND	004
15	Compare Logical	004
16	OR LOGICA	004
17	Exclusive OR	004
18	Load	003
19	Compare	005
1A	Add	005
1B	Subtract	005
1C	Multiply	008
10	Divide	009
1E	Add Logical	005
1F	Subtract Logical	005
20	Load Positive	003
21	Load Negative	003
22	Load and Test	003
23	Load Complement	027
24	Halve	026
28	Load	027
29	Compare	027
2A	Add N	028
2B	Subtract N	028
2C	Multiply	030
2D	Divide	032
2E	Add U	028
2F	Subtract U	028
30	Load Positive	003
31	Load Negative	003
32	Load and Test	003
33	Load Complement	027
34	Halve	027
38	Load	027
39	Compare	028
3A	Add N	028
3B	Subtract N	028
٥٥	1 30DIEGET 14	1 02


Op	Name	Chart	Ор	Name	Chart
30	Multiply	030	7B	Subtract N	028
3D	Divide	032	7C	Multiply	030
3E	Add U	028	7D	Divide	032
3F	Subtract U	028	7E	Add U	028
40	Store	003	7F	Subtract U	028
41	Load Address	003	80	Set System Mask	007
42	Store Character	003	82	Load PSW	007
43	Insert Character	003	83	No Chart	
44	Execute	006	84	No Chart	
45	Branch and Link	006	85	No Chart	
46	Branch on Count	004	86	Branch/High	006
47	Branch on Condition	004	87	Branch/Low Equal	006
48	Load	003	88	Shift Right SL	013
49	Compare	005	89	Shift Left SL	013
4A	Add	005	8A	Shift Right S	013
4B	Subtract	005	8B	Shift Left S	013
4C	Multiply	008	8C	Shift Right DL	013
4E	Convert - Decimal	012	8D	Shift Left DL	013
4E 4F	Convert - Binary	011	8F	Shift Right D	013
4 r 50	Store	003	8F	Shift Left D	013
54	AND	004	90	Store Multiple	014
55	Compare Logical	004	90	Test Under Mask	014
56 56	OR Logical	004	91	Move Move	014
56 57	Execlusive OR	004	93	Test and Set	014
	Load Load	003	94	AND	004
58 59	Compare	005	95	Compare Logical	00
5A	Add	005	96	OR Compare Logicar	00
5B	Subtract	005	97	Exclusive OR	00
5C		008	98	Load Multiple	01
	Multiply Divide		98 9C	Start I/O	03
5D		009	90	Test I/O	03
5E	Add Logical	005	9D 9E	Halt I/O	03
5F	Subtract Logical	005	9E 9F	Test Channel	03
60	Store	026		Move Numeric	01
68	Load	027	DI		01
69	Compare	028	D2	Move Zone	01
6A	Add N	028	D3		01
6B	Subtract N	028	D4	AND	
6C	Multiply	030	D5	Compare Logical	01
6D	Divide	032	D6	OR OD	01
6E	Add U	028	D7	Exclusive OR	
6F	Subtract U	028	DC	Translate	01
70	Store	026	DD		01
78	Load	027	DE		01
79	Compare	028	DF	Edit and Mark	01
7A	Add N	028	[F1	Move with Offset	01

_				
1	Chart	Ор	Name	Chart
╡				
	028	F2	Pack	019
1	030	F3	Unpack	019
	032	F8	Zero and Add	020
	028	F9	Compare	020
	028	FA	Add	020
	007	FB	Subtract	020
	007	FC	Multiply	022
		FD	Divide	024
]		
		Note	es: Codes Not Show	n Are
	006	1	Invalid and Caus	e a

Program Interrupt.







Op Format	Byte 1	Byte 2	Byte 3	Byte 4
RR Compare	19	R1IR2		
RR Add	ÌΑ	R1 R2		
RR Subtract	1 B	R1 R2		
RR Add Logical	1 E	R1 R2		
RR Subtract Log.	1F	R1 R2		
RX Half Compare	49	R1 X2	B2 D2	D2
RX Half Add	4A	R1 X2	B2 D2	D2
RX Half Subtract	4B	R1 X2	B2 D2	D2
RX Compare	59	R1 X2	B2 D2	D2
RX Add	5A	R1 X2	B2 D2	D2
RX Subtract	5B	R1 X2	B2 D2	D2
RX Add Logical	5E	R1 X2	B2 D2	D2
RX Sybtract Log.	5F	R1 X2	B2 D2	D2

Objective:

Add - The second operand is added to the first operand, and the sum is placed in the first operand location.


Add Logical - Same as Add. The difference is in the setting of


the condition code.

- The second operand is subtracted from the first Subtract operand, and the difference is placed in the first operand location.

Subtract Log. -Same as Subtract. The difference is in the setting of the condition code.

 The first operand is compared with the second operand, and the result determines the setting of the condition code. Compare






	lst Operand	Increment	Comparand
Start	00 00 02 04	00 00 00 60	00 00 02 12
Finish	00 00 02 64	00 00 00 60	00 00 02 12
ow Order lyte Addres	55 23	43	53


Readout Low-Order Bytes, Add A to C, Subtract Sum of A+C from B. Replace 1st Operand Byte with Sum of A + C.

st Operand Address	Increment Address	Comparand Address	Register A	Register B	Register C	1st Operand
2 3	4 3	5 3	-	-	-	00 00 02 04
	Readout 4 3		6 0			
		Readout 5 3		1 2		
Readout 2 3				No Carry A E	0 4	00 00 02 64
2 2	4 2	5 2				
eadout Nex	Byte, Repeat	Routine				
	Readout 4 2		0 0			
		Readout 5 2		0 2		
teadout 2 2				No Carry F F	0 2	00 00 02 64
2 1	4 1	5 1				
Readout Nex	t Byte, Repeat	Routine				
	Readout 4 1		0 0			
		Readout 5 1		0 0		
Readout 2 1				No Carry F F	0 0	00 00 02 64
2 0	4 0	5 0				
	t (Last) Byte,	Repeat Routine				
Readout Nex						
Readout Nex	Readout 4 0		0 0			
Readout Nex		Readout 5 0	0 0	0 0		
Readout Nex Readout 2 0			0 0	0 0 No Carry F F	0 0	00 00 02 64

Branch Low/Equal 87 = 1000 0111 1111 0000 No Carry Branch High 86 = 1000 0110 1111 0110 No Carry ry Adder Carry 0111 0111 Adder Carry 0111 0110

Branches are Now Taken on Result of this Add, Adder Carry and Op Bit 7, to Determine if the Branch is to be Taken. If a Carry from Bit 1 had Occurred then the Branch is Determined by Op Bit 0 and Op Bit 7 after the Add.





Multiply Examples:

Multiply Table

Multiplicand	Multiplier
Digit	Value
0	+ 0
1	+ 1 X
2	+2X
3	+2X +1X
4	+2X +2X
5	+2X +2X +1X
6	+2X +2X +2X
7	+2X +2X +2X +1X
8	-2X -2X -2X -2X
9	-2X -2X -2X -1X
Á	-2X -2X -2X
В	-2X -2X -1X
Č	-2X -2X
D	-2X -2X -2X -1X
E	-2X

This Same Table is Used for Add or Subtract. If the Last Cycle was a Subtract, Add One to the Multiplicand Digit.

RX Halfword Multiply

4C	R 1	X2	B2	D2

Multiplier is 16 Bits Multiplicand is 32 Bits Product is 32 Bits

Operation is the Same as Fullword Except Only One Partial Product is Formed. The Low 32 Bits of This Product are Set into a Reg 322 Bets as the Product. R1 can be an Even or Odd Numbered RR Multiply

[IC R1 R2]

RX Fullword Multiply

[5C R1 X2 B2 D2 D2]

Multiplier is 32 Bits Long.
Multiplicand is 32 Bits Long.
Product is 64 Bits Long, Using Both R1 and R1+1.

The Multiplier is Found in R2 or at the Effective Address in Main Storage.

The General Register Addressed by R1 must be an Even Number Register. The Multiplicand is Found in the Odd Register After R1. Example: R1 Addresses General Register 6, the Multiplicand is in General Register 7.

R1 Even Register R1+1 Odd Register The Product Replaces the Multiplicand.

32 Bits (Not Used) S 31 Bits S 31 Bits

32 Bits (Not Used) S 31 Bits S 31 Bits

Product Multiplicand Multiplier Multiplier

To do a Full Word Multiply, Two Partial Products are Developed, then Added together to Form the Product Example of Full Word Multiply. Multiplier = 00100024 Multiplicand = 00300904

 Readout Multiplier, Complement if Minus. Put the High-Order 16 Bits into the 16 High-Order Bits of General Register Addressed by R1. Put Low-Order 16 Bits into Hardware Registers. Set a Copy of the Multiplicand into Local Storage.

- Setup in Local Storage and Hardware Register 1 Times and 2 Times the Low 16 Bits of the Multiplier 1X = 0024 2X = 0048
- Develop the First Partial Product by Reading Out the Multiplicand, Decoding each Digit and Adding or Subtracting the 1X or 2X of the Low Multiplier. The Product Digits Replace the Multiplicand and the Low-Order 16 Bits of the Even Register. Put High 16 Bits of the Multiplier in the Hardward Registers.


R1 00 10 00 00	R1 + 1 06 C1 44 96	Hardware Registers
High 16 Bits	First Partial	High 16 Bits of
of Multiplier	Product	Multiplier

- 4. Setup in Local Storage and Hardware Registers 1 Times and 2 Times the Hihg 16 Bits of the Multipl:c 1X = 0010 2X = 0020
- 5. Develop the Second Partial Product by Reading Out the Copy of the Multiplicand, Decoding Each Digit and Adding or Subtracting the 1X or 2X of the High Multiplier. The Second Product Digits Replaces the Multiplicand Copy and the High 16 Bits are Stored in Hardware Registers.



High 16 Bits of Second Partial Product. Low 32 Bits of Second Partial Product.

6. Add the Second Partial Product to the First Partial Product. The Second Partial Product is Shifted the Correct Amount. Result is Set into the Even and Odd Registers Selected by R1.



- Note: For this example, assume a divisor of 16 bits and a dividend of 32 bits. This is done to shorten the example but still show how the auotient is
- Divisor = 1 0 5 2

 The divisor is readout of its General Register or Main Storage location and copied into Local Storage and a hardware register.
- Signs. Check sign of divisor and dividend and set quotient sing.
 In example, both signs are plus, so the quotient sign is plus.
- 3. Dividend = 07 35 FB 0A Registers. The high dividend in the General Registers. The high dividend in the even-numbered register and the low dividend in the odd-numbered register and the two parts, high and low, are copied into Local Storage and hardware registers.

Quotient. The quotient is developed 1 bit at a time and set into a hardware register until the end of a minor loop. Then it is placed in local storage.

Note: Shifting of the dividend uses the copy in local storage work area.

The 4 low bits of a hardware register are set to F to be used in the minor loop count. When the 4 low bits equal 7, the minor loop is ended.

Note: Setup to start as in case 1.


- 5. Set high byte of low dividend into a hardware register.6. Shift byte left 1 bit.
- 7. Add carry in high dividend, shift left 1 bit and do 1's complement.
- 8. Add complemented high dividend to divisor to compute quotient
- bit and new high dividend.
 Case 1, Carry out = Quotient bit 0 and do case 2.
 Shift byte left 1 bit and set quotient bit in low-order position, subtract 1 from count.
- 10. Add carry in high dividend, shift left 1 bit.
- 11. Subtract dividend from divisor.
- Case 2, Carry out = Quotient bit 1 and do case 1.


 12. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 13. Add carry in high dividend, shift left 1 bit.
- 14. Subtract dividend from divisor.
- Case 1, No Carry = Quotient bit 1 and do case 3.

 15. Shift byte left 1 bit and set quotient bit in.. Subtract 1 from count.
- 16. Add carry in high dividend, Shift left 1 bit.
- 17. Add dividend to divisor.
- Case 3, No carry = Quotient bit 1 and do case 3. Shift byte left 1 bit and set quotient bit in . Subtract 1 from count .
- 19. Add carry in high dividend, Shift left 1 bit.
- 20. Add dividend to divisor.
 - Case 3, Carry out = Quotient bit 0 and do case 2.
- 21. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 22. Shift high dividend left 1 bit.
- 23. Subtract dividend from divisor.
- Case 2, No Carry = Quotient bit 0 and do case 4. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 25. Add carry in high dividend, Shift left 1 bit.
- Case 4, No Carry = Quotient bit 0 and do case 4. Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 28. Add carry in high dividend, Shift left 1 bit.
- 29. Add dividend to divisor.
- Case 4, Carry out = Quotient bit 1 and do case 1.
 Shift byte left 1 bit and set quotient bit in. Subtract 1 from count.
- 31. Count has gone to 7. End of minor loop. A quotient byte is in the hardware register. The quotient byte is set into local storage replacing the high byte of the low dividend copy. The low byte of the low dividend is placed in the hardware register for shifting and the count is set to F for the next minor loop.

- Case 1, Carry out = Quotient bit 0 and do case 2 Shift byte left 1 bit and set quotient bit in . Subtract 1 from count .
- 35. Shift high dividend left 1 bit.
- 36. Subtract dividend from divisor.
- Case 2, No Carry = Quotient bit 0 and do case 4.
 Shift byte left 1 bit and set quotient bit in . Subtract 1 from count.
- 38. Shift high dividend left 1 bit.

Case 4, No Carry = Quotient bit 0 and do case 4.





- 40. Shift byte left 1 bit. Set quotient bit in and subtract 1 from count.


Case 4, Carry out = Quotient bit 1 and do case 1.


- - Case 1, No Carry = Quotient bit 1 and do case 3.
- 46. Shift byte left 1 bit. Set quotient bit in and subtract 1 from count.
- Case 3, No Carry = Quotient bit 1 and do case 3, Shift byte left 1 bit. Set quotient bit in and subtract 1 from count.

- 58. The remainder is developed and set into the The remainder is developed and set into the even numbered general register. The correct sign is set for the reaminder. In the example, we ended in cose 4. Case 4 causes the high dividend that has been developed to be added to the divisor. The result is the remainder.

The even/odd general registers have been set with the remainder and quotient with proper sign and divide is ended.

Note: The divisor and dividend in actual form would be:






Even Odd

00 12 71 1C

CLF 011



Instruction

ormat	Byte 0	Byte 1	Byt	e 2	Byte 3
RX	4F	R1 X2	B2	D	2

First Operand Start XX XX XX XX Finish 00 00 11 61

Second Operand - Main Storage

Byte	Byte O	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Digits	00	00	00	00	00	04	44	9C

Work Ar	ea - Lo	cal Store	oge					
Load	00	00	00	00	00	04	44	9C
Finish	00	00	00	00	00	00	00	0C

The convert to binary routine works something like a manual conversion of decimal to binary (hexadecimal). Example:



(Hex) 1161 0001 0001 0110 0001 (Binary)
By successively dividing the decimal number by 16 and using the remainder the hexadecimal number 1161 is developed.

The 2030 converts a decimal number to a binary number by multiplying each digit by binary 10 and then adding the next digit to the product. Then this result is divided by 16. The Quotient is stored and the Remainder is multiplied by 10. This continues until the number has been converted.

In the example to the right, the register numbers are for example only. The work area has been loaded and R4 has the location of the first high-order non-zero byte.

To multiply a digit by binary 10, shift the number left 3 times (by adding). Then add the result of the first shift to the third shift----

Ex	amples	:		
04	0000	0100	1	
04	+0000	0100	1	
08	0000	1000 -		
08	0000	1000	2	
16	0001	0000	1 2	
16	0002	0000	3	
32	0010	0000	1	
8	0000	1000 -		
40	0010	1000		

To divide a digit by 16, the digit is shifted 1 digit to the right. Example:


In Example R1, 2, and 3 are used to convert the number. R4 retains the work area byte with the first significant digit. R5 hold the low four bits of each convert byte for storing complete byte.

Comments	R1	R2	R3		Byte 6		R4	R5	Byte 1	Byte 2	Byte
Set R1 to 00 and set byte 5 in R2. Note: The R1 high digit is called Quotient (Q1) and the Quo R1 low digit is called the Remainder.		lst 04 ext		04	44	9C	5		00	00	00
The R2 1st digit is added to the Remainder. Q1 2nd R2 next digit are set into R3. A test for sign digit is made. Multiply by 10 if the byte does not contain a sign digit. Add next digit to the product. Divide by 16. This is done by shifting the high digit right 1 digit. Store Q1 and the Quotient (Q2) of this divide in the work area. If bytes	00 00 ×A 00 -4 04 0		04	00	44	9C	6				
Readout next byte. I make work deed. If bytes stored equal zero, change R4. Readout next byte. Multiply the Remainder by 10. The Product and 1st digit are added. Q1 and next digit are set into R3. Test for sign.	04 ×A 28 +4 2C 0C	44	24	-							
Multiply remainder by 10.	*A 78										
Add next digit. Divide by 16, store Q1 and Q2, test for Zero. Readout next byte. Multiply Remainder by 10.	+4 7C 7 0C ×A	9C L		00	27		6				
Add 1st digit. Set the Quotient and next digit in R3, test for sign. Sign is found, set remainder in R5 and set R3 into low	78 +9 81 L		8C 								
byte of work area.				00	27	8C	6	_'_			
Set R1 to 00 and set byte 6 in R2 Add 1st digit to Remainder. Set Q1 and next digit in R3, test for sign. Multiply Remainder by 10.	00 +2 02 ×A 14	27	07	00	27	8C		\			
Add next digit. Divide by 16, store Q1 and Q2, test for zero quotients.	+7 \B			00	01	8C	6		`		
Readout next byte. Multiply Remainder by 10. Add 1st digit.	<u>O</u> β ×Α 67 ×8	8C								` /	
Set the Quotient and next digit in R3, test for sign. Sign is found. Store the remainder and low digit in	76 		7C						00	00	رن
R5 in the First Operand byte 3, store R3 in the low byte of the work area.				00	01	7C	6				
Set R1 to 00 and set byte 6 in R2. Add 1st digit. Set Q1 and next digit in R3, test for sign. multiply Remainder by 10.	00 +0 00 ×A 00	01	01								
Divide by 16, store Q1 and Q2, test for zero quotient. Zeros found. Change R4. Readout next byte. Multiple Remainder by 10.	+1 01 0 01 ×A 0A	7C		00	00	7C	7				
Add 1st digit. Set the Quotient and next digit in R3, test for sign. Sign is found. Set the Remainder in R5 and set R3 in low byte of the work area.	+ 7 11		1C	00	00	1C		1_			
Set R1 to 00 and set byte 7 in R2.	00 +1	10									
Set Q1 and next digit in R3, test for sign. Sign is found. Store remainder and low digit in R5 in th	e		0C	00	00	0C			00	iı	61
First Operand byte 2, store R3 in low byte of the work a	ieu.			00	00	UC.					

First Operand

Work Area

The number has been converted, but the loop continues until the first operand remaining bytes have been set to 00.




Set Sign in RX, RY to RZ; RX Low to RY Low; RZ Low to RY High; RZ High to RX Low; RY to RZ, etc. until the Shift of the

Decimal Number is Completed.

		Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
	Zeroed	00	00	00	00	00	00	00	00
	Added	00	00	00	00	00	00	44	49
Ī	Shifted	00	00	00	00	00	04	44	9C

To Manually Convert the Hexadecimal Number 1161 to Decimal, multiply each Digit by 16, then Add the Next Digit to the Product. The Sum is Multiplied by 16 and the Next Digit Added, etc.




The Operation in the 2030 is Similar to the Manual Operation. Each Byte is Doubled Eight Times. Whenever a Carry Occurs from the ALU During the Binary Add, it is Set into a Register and is Decimally Added to Itself. Any Carry during a Decimal Add is Added to the Result of the Next Binary Add. This Continues until the Binary Number is Converted to a Decimal Number. The Decimal Number is then Shifted Left One Digit so the Correct Sign can be Stored in the Low Order Digit of the Low Order Byte.

In the Example at the Right, the Register Numbers are for this Example Only. The 2nd Operand has been Set to all Zeros and the 1st Significant Byte of the 1st Operand is in R1. Note: RX is shown in Binary Form while RY and the 2nd Operand are shown in Decimal.

arry	Binary Add Register X		Carry	Decim Regist	al Add er Y		Storage - 8 Bytes 2nd Operand
	0001 0001 0001 0001	l	<u> </u>	0 0	ı	I	00000000000000000
	0010 0010			0 0			
	0010 0010			0 0			
	0100 0100 1000 1000			<u></u>	_		
1	1000 1000			0 0			
	0001 0000			0 1 0 1			
	0010 0000			0 1 0 2 0 2	_		
	0100 0000 1000 0000			0 4	_		
1	1000 0000 0000 0000			0 8	_		
				1 7	_		
	0000 0000						00000000000000017
	0000 0000 End of Add L Readout Byte		End of 2n	d Oper	and Loc	p, and R	esult of Binary Add - 0
	0110 0001 0110 0001			1 7			
	1100 0010			3 4	,		
7	1000 0100			3 4			
	1000 0100 0000 1000			6 9			
	0000 1000		1	3 9	_		
	0001 0001			3 9	-		
	0001 0001 0010 0010 0010 0010		 1	7 8	_		
	0100 0101			5 6	_		
	0100 0101 1000 1011			1 2			
1	1000 1011			2 4 2 4	_		
				4 9	-		00000000000000000000049
	0001 0110 0010 1100 End of Add L	.oop ,	Not the E	ind of 2	2nd Ope	rand Loo	р
	0010 1100 0010 1100			0 0			
	0101 1000			0 0	_		
	0101 1000			0 0			
1	1011 0000 0110 0000			0 0			
	0110 0000			0 1			
	1100 0000 1100 0000 1000 0000			0 1 0 2 0 2	_		
	1000 0000			0 5	_		
l	0000 0000			0 5	_		
	0000 0000 0000 0000			1 1 2 2	_		
	0000 0000			2 2	-		00000000000004449
	Last Byte Rea	id Out	was Byte	3			esult of Binary Add 0
_	Sign was Plus Note: Conte						xample are in Hexadeo
	Register X		Register \	7	Regist	er Z	Storage

imal.

Register X	Register Y	Register Z	Storage
F C	4 9 9 C	4 9	00000000000004449 0000000000000449C
0 4	4 4 4 4	4 4	0000000000000449C
0 0 End of Shift Loop	0 0 0 4	0 0	000000000004449C



Note: All Examples Show a Single Word Shift. Shift Left 3 Logical Single Transfer to Work Area Direct. Shift of 3 is Accomplished by General Register Start Adding the Byte to Itself.
Three Times and Remembering Carries. 0000 0000 0000 0010 1011 0000 1001 0000 General Register Finished Shift Left 10 Algebraic + 0000 0000 0000 0001 0110 1000 0111 000] Transfer to Work Area Direct but General Register Start Shift 8 Bits. Add on 1 Byte of Zeros 0000 0001 0110 1000 0111 0001 0000 0000 Work Area Transfer Back to Genera General Register Finished 0000 0101 1010 0001 1100 0100 0000 0000 Register, Shifted 2 Bits. Shift Left 12 Algebraic -1111 1111 1111 1111 1001 0010 1101 1011 Transfer to Work Area Skewed Shifted General Register Start 12 Bits. Add Low-Order Zeros Register Direct. General Register Finished 0000 0000 0000 0000 0101 0110 0001 0010 Shift Right 3 Logical Single General Register Start I These Four Bits are held in a Hardware Register after First Shift. Transfer to Work Area Skewed. 0000 0000 0000 0000 0101 0110 000 Low 4 Bits Shifted Out. Work Area Add High-Order Zeros. 0000 0000 0000 0000 1010 1100 0010 Transfer Back to General Register, General Register Finished Shifted 1 Bit. Shift Right 12 Algebraic -1111 1111 1111 1111 1001 0010 1101 1011 r These Four Bits are held in a Hardware General Register Start Register. Transfer to Work Area Skiewed. Shift 12 Bits. Work Area Add High-Order Ones. General Register Finished

0000 0000 0000 1001 1110 0001 1010 1001

0000 0000 0000 0000 0000 1001 1110 0001

0000 0000 0000 0000 0100 1111 0000 101

This Byte held in a Hardware Register.
Transfer to Work Area Direct but Shifted

8 Bits. Add High-Order Zeros.
Transfer Back to General Register. Shift

Left 3 Bits. Three Low-Order Bits are Determined by Byte in Hardware Register.

	Op Format	Byte 1 Byte 2			Byt	Byte	
İ	Right Single Log.	8 8	Rì		52	D2	D2
1	Left Single Log.	8 9	RI		B2	D2	D2
1	Right Single Alg.	8 A	R1		B2	D2	D2
1	Left Single Alg.	8 B	R1		B2	D2	D2
ŀ	Right Double Log.	8 C	R1		B2	D2	D2
Ì	Left Double Log	8 D	RI		B 2	D2	D2
İ	Right Double Alg	8 E	RI		B2	D2	D2
ı	Left Double Alg	3 F	RI		B2	D2	D2

Objective:

Shifts - To Obtain a Binary Value of the Second Operand Effective Address Low Order Six Bits. Example -Either Left or Right that Amount. If the Shift is Algebraic, the Condition Code is Set.






Chart 002

Under Mask


91

Test

Chart 002

Character

92



Objective:


QA451

- Test the high-order bit of the byte at the Test and Set effective address and set condition code.

The byte of immediate data, 12, is used as a eight-bit mask. The bits of the mask are made to correspond one for one with the bits of the byte in storage specified by the first operand

effective address.

The second operand, one eight-bit byte, is placed at the effective address of the first operand.



Op Format	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
SS AND	D4	L	BIIDI	DI	B2 ₁ D2	D2
SS Compare	D5	L	BIDI	DI	B2 ₁ D2	D2
SS OR	D6	L	BliDl	DI	B2ID2	D2
SS Exclusive OR	D7	L	BIDI	DI	B2 D2	D2

Objective:

And

- The logical answer (AND) of the bits of the first and second operand is placed in the first operand location.

Compare Logical

-The first operand is compared with the second operand, and the result is indicated in the

OR

- The logical sum (OR) of the bits of the first and second operand is placed in the first operand

location.

Exclusive OR

-The modulo - two sum (exclusive OR) of the bits of the first and second operand is placed in the first operand location .





Chart 002



QA001

A

Objectives:

Move Numeric

The low-order four bits of each byte in the second operand field are placed in the low-order bit positions of the corresponding bytes in the first operand field. Movement is storage to storage, left to right.


Chart 1

Move

The second operand is placed in the first operand location. Movement is storage to storage, left to right.

Move Zones

The high-order four bits of each byte in the second opeand field are placed in the high-order four bit postions of the corresponding bytes in the first operand field. Movement is storage to storage, left to right.



Translate

Assume a stream of 20 characters comes into location 2100 in EBCDIC. Translate to ASCII.

Assume:

 Reg 12
 00 00 20 00

 Reg 15
 00 00 10 00

 Loc 2100 - 2113 (before)
 JOHN JONES 257 W. 95

The instruction is:

Op Code	L	В	Dį	B ₂	D ₂
TR S	13	С	100	F	0 }

Loc 2100 – 2113 (after) JOHN JONES 257 W. 95 where the overbar means the same graphic in ASCI1

Condition code: unchanged

Translate Table

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
100×																
101X																
102X																
103X																
104X	ВІ														+	
105X												<u> </u>	*	<u>`</u>		
106X	=	7										-	-			
107X		ŕ										-	- n	Ξ	\equiv	
108X		_ a	<u>–</u> Ь		-d	— е	_ f	_ g	 h	- i				<u> </u>		
109X		Ī	k	T			-	p p	 q	_ r						\exists
10AX			s	+		-	w	- ×	у у							
10BX										_		~				
10CX		_ A	В			— E	 F	G	Н	-						
		J	<u>-</u> К			_	- 0		_	_						
10DX		J		L	М	Ν	0	Р	Q	R						
10EX			S	T	υ	<u> </u>	w	×	Y	z						
10FX	0	1	2	3	4	_ 5	6	7	8	9						

Op Format	Byte 1	Byte 2	Byte	3 Byte 4	Byte	e 5	Byte 6
SS Translate	DC	L	BID	1 D1	В2	D2	D2
SS Translate and Test	DD	L	B1 D	1 D1	В2	D2	D2

Objective:

Translate – The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte selected from the list replaces the corresponding argument in the first operand.

Translate and Test - The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte thus selected from the list is used to determine the continuation of the operation. When the function byte is a zero, the operation proceeds by fetching and translating the next argument byte. When the function byte is nonzero, the operation is completed by inserting the related argument address in general register 1, and by inserting the function byte in general register 2. The first operand is not changed.


Translate and Test

Assume that an assembly-language statement, located at 3000 - 3016, is to be scanned for various punctuation marks. A translate and test table is constructed with zeros in all positions except where punctuation marks are assigned.

Assuma.

Reg 1 (before)	00 00 00 00
Reg 2 (before)	00 00 00 00 EBCDIC for (is 4D.
Reg 12	00 00 30 00
Reg 15	00 00 20 00
Loc 3000-3016	UNPK PROUT (9), WORD(5)

The instruction is:



Reg 1 (after) • 00 00 30 0B Reg 2 (after) 00 00 00 20


Condition code = 1; scan not completed.

Translate and Test Table

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
200X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
201X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
202X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
203X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
204X	0	0	0	0	0	0	0	0	0	0	0	10	15	20	25	0
205X	0	0	0	0	0	0	0	0	0	0	0	30	35	40	45	0
206X	0	0	0	0	0	0	0	0	0	0	0	50	55	0	0	0
207X	0	0	0	0	0	0	0	0	0	0	0	60	65	70	75	0
208X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
209X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20AX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20BX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20CX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20DX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20EX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20FX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note:

If all possible combinations of eight bits (i.e., 256 combinations) cannot appear in the statement being scanned, then a table less than 256 bytes can be used.



Edit, and Edit and Mark

The format of the source (second operand) is changed from packed to zoned and is edited under control of the

pattern (first operand). The edited result replaces the pattern. The Edit and Mark also performs the operation of storing the byte address of the first significant digit. The address is not inserted when significance is forced by the significance start character of the pattern.

pattern field	b	d	d	,	d	q	(•	q	d	b	С	R
source field	0 2	5 7	4 2	6 +									

1. Read out pattern character. Retain as fill character and store back into pattern field. Pattern Character b

2. Read out next pattern character. Decoded as digit select. Read out source byte. High digit 0 significance status is still off, store fill character in pattern field.

Pattern Character d Source Byte 0 2

b

3. Read out next pattern character. Decoded as digit select. Low source digit significant, insert proper zone and store at pattern digit location.

Pattern Character d

Turn on significance status.

Edit and Mark operation would store the address of this significant digit into General register number one.

Zone 2

4. Read out next pattern character. Decoded as non control character, leave as is because significance status on.

Pattern character,

Zone 2

5. Read out next pattern character. Decoded as digit select. Read out source byte, store high source digit with proper zone at pattern digit location.

Pattern character d Source Byte 5 7

Zone 5 Zone 2

6. Read out next pattern character. Decoded as digit select. Use low source digit of last source byte, insert proper zone and store

Pattern Character d

at pattern digit location. Zone 5 Zone 2

7. Read out next pattern character. Decoded as significance start. Significance start status is on already, this character performs like the digit select. Read out next source byte. Store high source digit with proper zone, at pattern digit location.

Pattern Character (Source Byte 4 2

Zone 7

Zone 5 Zone 7 Zone 4 Zone 2

Read out next pattern character. Decode as non control type. Leave as is. Read out next pattern character, digit select, store low source digit with zone at pattern digit location.

> Zone 5 Zone 4 Zone 2 Zone 7 Zone 2,

9. Read out next pattern character, digit select. Read out source byte. This byte contains plus sign, turn off significance status. If sign had been minus, significance status would have been left on. Store high source digit with proper zone at pattern digit location. Store fill characters for remainder of field.


b Zone 6 b b Zone 2 Zone 5 Zone 4 Zone 7 Edited field replacing Zone pattern field

Set condition register

0 = Result field is source

1 = Result field is less than zero


2 = Result field is greater than zero



Pack Instruction Zone 7 Zone 8 Zone 2 Zone 6 Sign 3 Source Field Destination Field (1) Readout Low Source Byte. Cross Digits. Store at Destination Low Address. 3 Sign 2 Readout Next Two Source Bytes. Combine Low Order Digits. 2 6 3 Sign Store at Next Higher Destination Address. (3) Readout Next Two Source Bytes. Combine Low Order Digits. Store 7 8 2 6 3 Sign at Next Higher Destination Address. Source Field Has Ended. Supply Zero's for Destination Field Until 0 0 7 8 2 6 3 Sign it Ends. Unpack Instruction 6 4 9 2 5 Sign Source Field Destination Field (1) Readout Low-Order Source Byte. Cross and Store at Low Order 0 0 0 0 0 0 0 0 0 0 Sign 5 Destination Address. 2 Readout Next Source Byte. Combine Low-Order Digit with Proper Zone. Store at Destination. Cross High-Order 0 0 0 0 0 0 0 Zone 2 Sign 5 Digit into Low Order of a Register. 0 0 0 0 0 Zone 9 Zone 2 Sign 5 Read Register Out. Insert Proper Zone Store at Destination. (3) Repeat Step 2. 0 0 0 Zone 4 Zone 9 Zone 2 Sign 5 0 0 Zone 6 Zone 4 Zone 9 Zone 2 Sign 5 Source Ended, Supply Zero Digits with Proper Zones until Destination Ends. Zone 0 Zone 0 Zone 6 Zone 4 Zone 9 Zone 2 Sign 5 Move with Offset The Source Field is Moved to the Destination Field to the Left of the Low-Order Four Bits Source Field of the Destination. If the Destination Field Ends Before the Source Field, the Remaining Destination Field

Destination Field

Source Digits are Ignored.



Sign analysis is done first and will indicate if the operands will be true or complement added.

Eight conditions may occur as shown in the following table:

Operation	First Operand Sign	Second Operand Sign	True or Complement
Add	Plus	Plus	True
Add	Minus	Plus	Complement
Add	Minus	Minus	True
Add	Plus	Minus	Complement
Subtract	Plus	Plus	Complement
Subtract	Minus	Plus	True
Subtract	Minus	Minus	Complement
Subtract	Plus	Minus	True

After sign analysis, the operation for both add and subtract are the same.

Decimal Add

1st Operand = Destination field 0 4 6 + 0 0 1 3 4 -2nd Operand = Source field 4 -1. Read out low source byte. 2. Read out low destination byte. 6+ @5 9's complement of 4 3. Decimal add the digits. 1 Insert carry Complement add indicated. Carry (c) 2 Converts 9's complement to 10's complement Intermediate sum = 2 +Insert Destination Sign. 1 Carry from previous cycle 4. Read out source digits. Read out destination digits. @86 9's complement of destination byte. Complement add. NC 91 Intermediate sum 9 1 2 + 5. Destination field ended. There was no carry from high-order significant addition, indicating recomplementing will be necessary. 00 6. Read out source digits. Complement add to zero. @99 99

9's must result or overflow will be indicated.

7. Source field ended, recomplement answer and change sign.

Intermediate sum 9 9 9 1 2 +Result stored in destination field 0 8 8 -

Cases when the source field is longer than the destination and a complement addition is being performed.

- 1. Destination ends and no carry results from last addition; all further adds must produce 9's or an overflow results.
- 2. Destination ends, with a carry resulting from last addition:

The answer produced so far is zero and all further adds must produce zeros. The answer produced so far is not zero; examine carry from the addition following the one in which the destination ended. If there was a carry, the result just produced must be zero; if there was no carry, the result just produced must be 9's. In either case, all further cycles must produce the same result as the first.

When doing a true add, all cycles after the destination field ends must produce zeros.

Overflow when doing a complement add causes a recomplement, then a branch to overflow case when setting condition register. Overflow when doing a true add forces overflow when setting condition register.


Condition Code

0 = Result is zero

1 = Result less than zero

2 = Result greater than zero

3 = Overflow



Decimal Multiply


The product of the multiplier (second operand) and the multiplicand (first operand) replaces the multiplicand. The multiplicand must have high-order zero digits for at least a field size equal to the multiplier field.

multiplicand 0 0 0 0 7 2 4 + multiplier 3 4 6 +


1. Make 2 copies of the multiplier, with sign stripped out, into local storage. One copy straight and one copy skewed right.

straight copy of multiplier 3 4 6 0 skewed copy of multiplier 0 3 4 6

- 2. Test for enought zeros in multiplicand field.
- 3. Move the most significant byte and following byes of the multiplicand to the high-order byte of the multiplicand. Supply zeros for vacated bytes, sign is stripped out.



4. Start compute loop. First cycle will be a straight cycle. The first low significant digit of the multiplicand is tested. If over 4, a straight subtract will be done. If under 5, a straight true add will be done.



6. Cycle now will be a straight cycle, test digit to determine add or subtract

Test digit over 4, subtract cycles to

7 0 0 8 3 0 4 0 be taken. Set subtract status.

- 9 0 3 4 6 0

- 9 0 3 4 6 0

8 9 3 9 1 0 4 0

- 9 0 3 4 6 0

9 9 0 4 5 0 4 0


digit reached 9, stop operation.

7. Operation stopped with subtract status on; the skewed multiplier must be added to partial product to obtain correct product.

9 9 0 4 5 0 4 0 0 3 4 6 0 2 5 0 5 0 4 0

8. Insert sign and end operation
Product located in first operand location.

5 0 5 0 4 + sign inserted, final produtt.



Decimal Divide

The dividend (first operand) is divded by the divisor (second operand) and replaced by the quotient and remainder.

Dividend equal 0 1 2 3 5 6 8 + Divisor equals 8 5 2 +

1. Copy divisor into local storage, with sign stripped out, in straight form and skewed right one digit.


0 8 5 2 skewed
0 1 2 3 5 6 8 +

8 5 2 0 straight

2. Setup data for trial subtract using skewed divisor. A carry out of the high-order position on the trial subtract would indicate a divide check. If divide check occurred, the skewed divisor is added back to restore dividend and a divide check taken.


Dividend 0 1 2 3 5 6 8 + Operand in storage 0 1 2 3 5 6 8 0

3. Add straight divisor to operand in working storage until indicated digit goes to zero.



- 4. Subtract skewed divisor from result until indicated digit goes to nine.
- This digit does not **-(1)** 0 3 8 3 6 8 0 participate. **►**(9) 0 8 5 2 This digit supplied-9 0 8 5 2 by Microprogram to skewed divisor. 1 2 2 1 3 2 8 0 9 0 8 5 2 This digit not 9, 13128080 subtract again. 9 0 8 5 2 1 4 0 4 2 8 8 0 9 0 8 5 2 Stop skewed subtract digit = 9.

5. Add straight divisor to result will indicated digit goes to zero.



Insert dividend sign into low-order 4 bits.
 Insert quotient sign into low-order quotient 4 bits.
 Quotient and remainder have now replaced dividend.


CFF 026

OP Format	Byte 1	Byte 2	Byte 3	Byte 4
RX FP Store Double	60	R1 X2	B2 D2	D2
RX FP Store Single	70	R1 X2	B2 D2	D2

Floating Point Store RX Format Single and Double Precision.

Single Precision; the Low Order Half of the First Operand Register is Ignored.

Mnemoics STD STE




Op Format	Byte 1	Byte 2
RR FP Halve, Double	24	R1 R2
RR FP Halve, Single	34	R1 R2

Floating Point Halve RR Format Single and Double Precision. Single Precision, the Low Order Half of the Result Register Remains Unchanged.

The Second Operand is Divided by 2 and the Quotient is Placed in the First Operand Location . Second Operand Sign and Characteristic is Stored without Change.


Mnemonics HDR HER



			· · · · · · · · · · · · · · · · · · ·	
Op Format	Byte 1	Byte 2	Byte 3	Byte 4
RR FP Load, Double	28	R1 R2		
RR FP Load, Single	38	R1 R2		
RX FP Load, Double	68	R1 X2	B2 D2	D2
RX FP Load, Single	78	R1X2	B2 D2	D2

Load RR and RX Formats Single or Double Precision

Second Operand is Placed in First Operand Location . In Single Precision the Low Half of the Destination Operand Remains Unchanged .




Load and Test; the Second Operand is Placed in the First Operand Location . Condition Codes are Set .


Load Complement; the Second Operand is Placed in the First Operand Location with the Sign Changed.

Load Positive; the Second Operand is Placed in the First Operand Location with the Sign Forced Positive .

Load Negative; the Second Operand is Placed in the First Operand Location with the Sign Forced Minus.

Op Format	Byte 1	Byte 2
RR FP Load Positive	20	R1 R2
RR FP Load Positive	30	R1 R2
RR FP Load Negative	21	R1 R2
RR FP Load Negative	31	R1 R2
RR FP Load and Test	22	R1 R2
RR FP Load and Test	32	R1 R2
RR FP Load Complement	23	R1 R2
RR FP Load Complement	33	R1 R2





Floating Point Normalized Add

The second operand is added to the first operand, and the normalized sum is placed in the first operand

Addition consists of characteristic comparison and fraction addition.

Q B271

QB281

Read out characteristics, shift them left one bit to determine signs. Sign bit is the high-order bit of the characteristic.

Subtract characteristics to determine charactertic difference.

The difference represents double the number of hexadecimal digits that the smaller operand will effectively be shifted right. Shifting is actually accomplished by changing the address of the first fraction byte to be read out. This aligns the low-order fraction bytes for addition.

QB291 Determine the new address of the effective loworder byte, store the high-order digit of the next lower byte to be used as a guard digit.

QB301 QB311

Read out low-order fraction bytes and add. Store result in low-order 1st operand location. Continue addition until fields end. When smaller operand field ends, 0's are supplied until larger ends.

Partial result characteristic will be characteristic of the larger operand.

Q B341 High-order partial result digit = 0, normalization required. Shift left until high-order digit is significant, add in guard digit as low-order result digit.

QB351 Condition register is set to indicate:

0 = Result fraction is zero

1 = Result fraction less than zero


2 = Result fraction greater than zero

3 = Result exponent overflows

Characteristic Fraction 0 B 3 8 6 2 First Operand 4 2 E 5 D C Second Operand 7 8 First Operand 7 A shift left F 4 Second Operand 7 8 shift left F 0 Signs Plus F 4 F 0 Characteristic difference 4 2 E 5 D C Effective loworder byte Guard digit stored in local storage First Operand Second Operand Carry 3 8 First Operand Second Operand First Operand 0 B Zeros Supplied 0 0 0 B 0 B 7 B 4 7 First operand partial result Guard digit D

> Characteristic is decremented 1 for every hexadecimal digit shifted left.

B 7 B 4 7



Floating Poin	t Multiply,	Single	Precision
---------------	-------------	--------	-----------

The two 24-bit fractions are multiplied together and form a 56-bit product. The product replaces the first operand (multiplicand).

The product characteristic is the sum of the two characteristics minus 64.

Q	B4(J	ı
Q	В4	1	1

- 1. Prenormalized the multiplier fraction into the work area of storage.
- 2. Make two prenormalized copies of the multiplicand into the work area of storage.
- QB431
- 3. Compute product sign, store it until product is computed.
- QB451
- 4. Compute product characteristic, test for underflow. Store into local storage until product is computed.
- QB451
- 5. Load 16 bits of the multiplier into hardware registers. The first time through this preparation step, only 8 multiplier bits are loaded. Zeros are loaded into the other hardware register. Second time through, the next 16 multiplier bits are loaded into hardware registers.
- QA521
- 6. Generate multiples of the multiplier to be used in the compute loop. Store multiples into working storage and hardware registers.

Two separate multiply loops will be done, each using 16 bits of the multiplier and all bits of the multiplicand.

Each multiply loop will produce a 40bit partial product, the partial products are stored over the copies of the multiplicand.

- 7. Decode and operate on the multiplicand, one digit at a time. Decoding the multiplicand digits sets up branching conditions in the microprogram, which will cause the correct combinations of multiples to be added or subtracted to form a partial product.
- 8. After a digit is decoded and operated on, the low digit in the product accumulator is stored as a digit in the partial product location. Each multiplicand digit decoded, and operated on, produces one partial product digit.
- 9. Multiply loop continues until two partial products are produced.
 Align the two partial products and add to produce a 56-bit product. Normalize if needed. Insert characteristic and sign.

R1 (multiplicand)

2 4 7 2 A 9 B 6

Characteristic

Fraction

R2 (multiplier)

3 7 2 4 1 3 1 2

2 4 = multiplicand characteristic + 3 7 = multiplier characteristic

Minus binary 64 equals

1 B = product characteristic

Low 8 bits of multiplier into hardware register. 1 2

Zeros loaded into another register. 0 0

1st 16 bits of multiplier 1 2 0 0

For 1st multiply $1X = 1 \ 2 \ 0 \ 0$ For 2nd multiply $2X = 2 \ 4 \ 0 \ 0$ $1X = 2 \ 4 \ 1 \ 3$ $2X = 4 \ 8 \ 2 \ 6$

Example: 1st multiplicand digit = 6

6 decodes as 2X, 2X, 2X this means, the multiplier times 2 is added 3 times into the product accumulator.

$$2X = 2 \quad 4 \quad 0 \quad 0$$

$$+ \quad 2X = 2 \quad 4 \quad 0 \quad 0$$

$$+ \quad 2X = 2 \quad 4 \quad 0 \quad 0$$

$$+ \quad 2X = 2 \quad 4 \quad 0 \quad 0$$

Store low digit at low-digit location of 1st partial product. Shift digits right one digit in product accumulator and await next decode product accumulator 0 6 C 0

 1st partial product
 0
 8
 0
 F
 E
 E
 C
 C
 0
 0

 2nd partial product
 1
 0
 2
 8
 6
 0
 3
 0
 8
 2


 product
 1
 0
 2
 8
 6
 8
 4
 0
 7
 0
 C
 C
 0
 0

Op Format	Byte 1	Byte 2	Byte 3	Byte 4
RR Divide, Double	2D	R1 R2		
RR Divide, Single	3D	R1 R2		
RX Divide, Double	6D	R) iX2	82 D2	D2
RX Divide, Single	7D	RI X2	B2 D2	D2

Floating Point Divide RR, RX Formats Single and Double Precision Mnemonics DER

DE DDR DD

The First Operand is Divided by the Second Operand, the Quotient Replaces the First Operand



All numbers shown are in hexadecimal

	Cho								
First Operand is the	Dividend	2 5	9	6	7	2	Ε	Α	
Second Operand is the	Divisor	1 9	7	ì	3	4	В	5	
The characteristics are	e carried in e	xcess 64							

notation at all times.

Page No.

Divisor characteristic is read out, a QB271 bit is added to the high-order position (sign). The characteristic will now be without sign if it was minus, or effectively have a value of 128 higher if it was plus.

Divisor Characteristic

Floating Point Divide

19 +8 0 9 9

Sign was plus, characteristic is now expressed in excess 192. If sign were minus it would still be expressed in excess 64.

The divisor in this example is a normalized number and will not be prenormalized. The dividend is prenormalized with the high-order digit equal to zero. In this example, the dividend will be shifted right one digit to accomplish this. The low-order digit will be shifted out into the hardware register in which the quotient will be formed. The first time through the divide loop, only 4 quotient digits will be computed and stored. The next divide loops will produce 8 quotient digits until the operation is completed.

QB401 Divisor characteristic has 64 added to it or subtracted from it,

depending on the sign position. If the sign had been plus, 64 will be subtracted from it; if it was minus, 64 is added. The characteristic now represents the numeric value of the exponent + 128 instead of +64 as it usually does.

Divisor Characteristic

9 9 +C 0 Subtracting 64 is done by adding C to high order.

5 9

Subtract 1 from the characteristic leaving it expressed in excess 127. This is done to compensate for the fact that the dividend is shifted right one digit as it is loaded.

QB431

Dividend characteristic is read out and sign is tested. 128 is added to characteristic; it now represents the dividend exponent + 192.

Compute quotient sign and store. If signs are alike, quotient sign will be plus. If signs are unlike, quotient sign will be minus.

Dividend Characteristic

2 5 +8 0 A 5

Sign was plus; characteristic is now expressed in excess 192.

Q B42 1

Do the skewed dividend prenormalize into local storage and hardware

Divisor fraction is loaded into hardware, or hardware and local storage.

Dividend Fraction

Storage 0 9 6 7 2 E

hardware register

QB441

Compute the Quotient characteristic. The divisor characteristic is complement added to the dividend characteristic

A 5

dividend characteristic ---- excess 192 plus one

quotient characteristic

A 0

The result is now excess 65; however, when the final quotient is produced (shifted left 4 bits), it will be excess 64.

If the computation of the quotient characteristic failed to produce a carry, an underflow would be sensed. The quotient register would be set to zero and the program would return to 1-cycles or to program interrupt, depending on the mask bit.

QA621 QA631 The divide function is performed on these 2 pages. The quotient is produced one bit at a time into a hardware register. The first time through the divide loop, 4 quotient bits are produced and stored in the high-order address of the quotient register. In each of the following loops, 8 quotient bits are produced and stored until the entire quotient has been computed.

Characteristic


Fraction


Final Result


4D 1 5 4 3 8 5


CLF 033


The quotient has been produced and is located in all bytes of the quotient register. The high-order byte must be checked to see if the quotient characteristic may be stored there. If the high-order byte is zero, the characteristic is stored there decremented by 1 to indicate high-order zero. If the high-order byte contains a low-order digit, (can never contain high-order digit) the quotient is right shifted one digit, the low quotient digit is lost, and the characteristic is stored unchanged. The characteristic is always checked, before storing, for overflow and underflow. If overflow, go to program interrupt. If underflow, set the quotient register to zero, test for trap, and go to normal I-cycles or program interrupt.









































CLF 047 1050 Write Operation









Example for A-Star or B-Star Address Development During I-Phase of 1401 Compatibility Feature on the 2030.


Assume the 2030 has 16,384 Positions of Storage and the 1401 Program is for a 12,000 Positions of Storage 1401. The Bias is 1120 $\,$


Instruction is <u>B</u> Y14 E <u>A</u>


- 1. Read Op Code
- 3. Setup Address for Table Lookup by Emitting a Digit and Using the Hundreds Digit. Set Address into Low B-Star.
- Readout Tens Byte and Test Hundreds Zone to Determine Thousands Digit. This Example
 has Zone of 10 for 1 Thousand (Hex Equivalent is 3E8). Set Tens Digit and Thousands
 High Hex Digit into the High B-Star.
- 5. Set Remaining Two Hex Digits (Emitted) into a Hardware Register.
- 6. Readout Low Bias Plus Hundreds Digit Hex Equivalent Byte from Table in CPU Storage. Low B-Star has Address of Position in Table. For this Example Table Readout is 04.
- 7. A Test is made on the Tens Byte for Zones. If Tens Byte is Zoned, Indexing is Required. For Example Tens Digit is not Zoned. Add Low Bias Plus Hundreds Digit Hex Equivalent Byte (Remember this Byte is Crossed in the Storage Table) to Digits in the Hardware Register. Retain any Carry in the Carry Latch.
- Readout the High Bios Plus Hundreds Digit Hex Equivalent Byte from Table in MPX Storage. Use Same Address as Used for Low Bios. For this Example Table Readout is 14.
- 9. Setup Table Address for Tens Digit Hex Equivalent by Setting the Tens Digit from the High B-Star to the Low B-Star and Emitting a Digit to the Low B-Star.
- Add High Hex Thousands Digit in High B-Star and High Bias Plus Hundreds Digit Hex.
 Equivalent Byte and any Carry from Low Bias Addition to Thousand Digit. Set Sum into B-Star.
- 11. Readout Units Byte.
- 12. Add Units Digit to Amount in the Hardware Register.
- 13. Test Zone Bits of Units Byte to Determine Remaining Thousands Address. For this Example Units Zone is 11 (No Zone) for 0 Thousands.
- 14. Readout the Hex Equivalent Byte of the Tens Digit from the Table in CPU Storage Using The Address Developed in the Low B-Stor. The Digits in the Byte are Crossed in the Storage Table. For this Example Table Readout is AO.
- Add the Hex Equivalent Byte (Uncrossed) to the Amount in the Hardware Register and Set the Sum into the Low B-Star. Any Carry is Added to the High B-Star.
- 16. The B-Star Now Contains the Required Hex Equivalent Address for the Address Y14 for the Condition in the Example. The B-Star is Transferred to the A-Star and I-Phose Continues. If Instruction has a B-Address the B-Star is Developed in Same Manner.












Read B-Addr to B-Star 32.33.21 NO YES Prevent 1-Ring Advance 31.31.11 Hold I-Ring 6 Start Store Ring 41.50.11 Generate Addr Index Register 41.50.81-41.50.91 Read IX-Field to B-Reg 35.18.11 Transfer B-Star Position to A-Reg 35.50.91 True Add Ctrl Return to POS Just Read Out RO Adder to B-Star Position 41.50.61 YES Advance Store Ring 33.31.31 41.50.21 NO YES I-7 Word Mark Read d Modifier to A-Reg 33.11.11-35.14.11 31.05.31


Example for A-Star or B-Star Development with Indexing During I-Phase of 1401 Compatibility Feature on the 2030. Program is for a 16,000 Positions of Storage 1401 and the 2030 Has 65,536 Positions of Storage.


Instruction is <u>A</u> UAC 456 <u>B</u>. Index Register 3 has U62 Stored.

- 1. Recognize Indexing Required (Tens Byte Zoned).
- 2. Set Tens Digit from High B-Star to the High 4-Bits of Hardware Register 1.
- 3. Readout Hundreds Byte Again. If Special Character, Do Table Lookup of BCD Equivalent. For this Example Invert High 4 Bits
- 4. Readout Tens Byte Again. If Special Character, Do Table Lookup of BCD Equivalent. Set Character into Low B-Star
- 5. Readout Low Bias from CPU Storage (Address is Emitted). Bias is Crossed in Storage Table. For this Example Readout 08
- 6. Test Zone Bits of Tens Character to Determine Index Register. For this Example Zone is 00 (Index Register 3). 1401 Index Register 3 Address is 0097 (Hex Equivalent is 61). Add the Hex Value to Low Bias and Set into Low B-Star.
- 7. Readout High Bias from MPX Storage (Same Address as Low Bias). For this Example Readout CO. Set High Bias into High B-Star
- 8. Address of Index Register Hundreds Byte in B-Star. Readout Hundreds Byte from Index Register.

 If Special Character, Do BCD Table Lookup. For this Example Character is U, Invert High 4 Bits and Set into Low A-Star
- 9. Read Tens Byte from Index Register. Decimal Add Index Hundreds and Address Hundreds Bytes and Set Sum into High A-Star
- 10. If Tens Byte is Special Character, Do Table Lookup for BCD Equivalent. Decimal Add Index Tens Digit (6) and Address Tens Digit (1) and Set Sum into High 4 Bits of Hardware Register 1.
- 11. Readout Units Byte from Index Register. If Special Character, Do BCD Table Lookup. For this Example Units Character is 2. Set Index Register Units Digit in the Low 4 Bits of Hardware Register 1.
- 12. Readout Units Byte for Address. If Special Character, Do BCD Table Lookup. Check Index Units Byte for Zone Bits; For Example Bits are 11 (No Zone) for 0 Thousands. Decimal Add Index Units Digit and Address Units Digit. Set Sum into Low 4 Bits of Hardware Register 1.
- 13. Decimal Add Any Carry (from Units or Tens Addition) to Combined Hundreds Digit and Set into High B-Star. For this Example No Carry. Emitt a 9 to Force a High Carry Should Low Digits Give a Carry.
- 14. Check Units Address Zone Bits. For Example Zone Bits are 00 (12,000). This Adds a C (Hex) to Accumulated Zones in High A-Star. Accumulated Zones are in High 4 Bits of the High A Star.
- 15. Setup Address for Table Lookup of Low Bias * Hundreds Digit Hex Equivalent Digit in Low A-Star. Set Total Zone Digit into Low 4 Bits of Hardware Register 2. Readout Low Bias * Hundreds Byte from CPU Storage. For this Example 0A is Readout Because 3yte is Crossed in Storage Table.
- Add Low Bias Plus Hundreds Digit Hex Equivalent to Total Units Digit and Set into High A-Star. Set a Carry into High B-Star. For this Example No Carry.
- 17. Test Total Hundreds Zone to Determine Correct Hex Digits to Add to High A-Star and High B-Star. For this Example Bits are 10 (Hex Digits are 7D0). Add D0 to High A-Star, Any Carry from A-Star is Added to High B-Star. Add the 7 to High B-Star.
- Readout High Bias Plus Hundreds Digit Hex Equivalent from MPX Storage. Setup Total Tens Digit Hex Equivalent Byte Address. Add High Bias Byte to High B-Stor.
- Test Total Units Zone to Determine Correct Hex Digits to Add to High A-Star and High B-Star. For this Example Bits are 11 (Hex Digits are 2EE0). Add E0 to High A-Star, Any Carry from A-Star is Added to High B-Star. Add 2E to High B-Star
- Readout Total Tens Hex Equivalent Digit from CPI Storage. For this Example Readout 64.
 Remember Byte is Crossed in Storage Table.
- Add Tens Hex Byte (Uncrossed) to High A-Star and Set Sum in Low B-Star. Any Carry is Added to High B-Star.
- 22. End of Indexing this Address Continue I-Phase. If Address Being Indexed was the A-Star, Transfer A-Star to B-Star. If Address Being Indexed was B-Star, Restore the A-Star from Local Storage. For Example Set B-Star into A Star.











Kow	Significant Op Byte	Instruction Name	1401 Sym.	CLF Ch.	Row	Significant Op Byte	Instruction Name	1401 Sym.	CLF Ch.	Row	Significant Op Byte	Instruction Name	1401 Sym.	CLF Ch.	Row	Significant Op Byte	Instruction Name		Ol CLF Ch.
0	0000 0010	Halt			1	0001 0010	Move Digit	D		2	0010 0000	Control (Note 1)	U	108	3	0011 0100	Invalid		155
0	0000 0100	Set Wordmark	,		1	0001 0011	Move Zone	Y		2	0010 0001	*Read	1	108	3	0011 1010	Branch on WM/Zone	V	
0	0000 0101	Clear	7		1	0001 0100	Address Modify	#		2	0010 0010	*Print	2	108	3	0011 1011	Bit Test	W	
0	0000 0110	No Op	Ν		1	0001 0101	Clear Wordmark	п		2	0010 0011	*Read-Print	3	108	3	1011 0001	Store A-Star	Н	
0	0110 0000	Early Read (Note 2)	8		1	0001 0110	Edit	E		2	0010 0100	*Punch	4	108	3	1111 0001	Store B-Star	Q	
0	0000 0110	Early Punch (Note 2)	9		1	0001 0111	Move Zero Suppress	Z		2	0010 0101	*Read=Punch	5	108					
0	0000 0110	Branch	8		1	0001 1000	Add	А		2	0010 0110	*Print-Punch	6	108				T	
0	1000 0000	Move (Note 1)	M		1	0001 1001	Subtract	S		2	0010 0111	*Read-Punch-Print	7	108					
0	1000 0000	Move, Column Bin.	M		1	0001 1010	Multiply			2	0010 0100	*Punch Feed Read	4R	108					
0	1000 0000	Move, Sterling	М		1	0001 1011	Divide	0,0		2	0010 1001	Stacker Select	K	108					
					1	0001 1100	Reset Add	?		2	0010 1010	Form	F	108					
					1	0001 1101	Reset Subtract	i		2	0010 1100	Control	υ	115					T
					1	0001 1110	Move Record	Р		2	0010 1101	Move	М	! 15					
					1	0001 1111	Compare	С		2	0010 1110	Load	L	115					
					1	1001 0000	Load (Note 1)	L											
												*Note 3							


Note 1. If I. O Operation Change Op Code L to 0010 1110, M to 0010,1101, and U to 0010 1100
Note 2. These Op Codes are Handled as No Ops.
Note 3. This Op Codes Start with Bit Significant Byte as Shown. As the Op is Performed the Op Code is Changed to Indicate the First Pass or the Op Code has a D-Modifier, Also to Indicate when a Combination Op is Finished.




















Instruction - 4, 4AAA , 4R, or 4AAAR . . . Device - 2540




Instruction - 4C_ or 4AAAC_


Device - 2540








To Intervention Required
































Seek Objectives:

Direct Seek;

Decode the Disk Control Field for Module and Cylinder Values. Select the Module, Issue Seek Command (07), and Develop the Return to Home Seek Value to Send to the Control Unit. Send the Return to Home Value to the Control Unit and Check

Return to Home;


Decode the Disk Control Field for Module and Cylinder Values. Select the Module, Issue Seek Command (07), and Develop the Return to Home Seek Value to Send to the Control Unit. Send the Return to Home Value to the Control Unit and Check Unit Status.


Return to Home After a Unequal Address Compare;


Decode the Disk Control Field for Module and Cylinder Values. Issue a Restore Command (13), when Device End is Found Issue a Seek Command, and Develop the Return to Home Seek Value to Send to the Control Unit. Send Return to Home Value to the Control Unit and Check Unit Status.


Note: The Cylinder Value is Increased by One Because Cylinder 0 is Reserved for IPL on 2311's. The format to Send Cylinder Value to the Control Unit is: Bin Bin Cylinder Cylinder Head Head On 00 00 XX 00 0X


The Cylinder Value is Developed, the Head Value is whatever is in Head Location in MPX Storage. A Head Seek is Given on all Read or Write Operation so the Head Selected at this Time is not Important.


















CLF 131









QH511

QH511

YES

NO

NO

Was Bit 5 of File

Branch Byte Set

Bit 5 - Not Ready

Set Indicator CS-Register Bit to Force Correct Exit (No Compare Sector Op)

QH521

YES

EARLY STATUS

Set Up to Do Sense Command

Set Service Out and Command Start

YES

Set Bit 7 of Op Register

to 1 (Indicates the Sector Count is 00)

QH341

NO Unit Check Bit On

Wrong Length Record: Should Not be Here

SENSE COMMAND OR


FE Charts 129, 129, 131, 133


EARLY STATUS DATA TRANSFER FT Charts 129, 132


Set H5 to Prevent Interrupts


QH341


QH341






















듞










































Starting on this chart (chart A) find a symptom and find which chart shows the required action needed. Knowing the symptom and which chart shows b. Start the required action, go directly to that chart. 2. If a chart is entered directly, be aware that some information is assumed because a previous chart was bypassed. CE Call 3. If directed to a diagnostic test and while running the test an error is detected, the user is expected Power On Light Off or LP Console Red Light On to analyze and repair the failure. 4. If at any time the user has developed an approach YES Power or LP Light which is faster or better than provided in the YA charts, he should leave the charts and link back ZA only if more information is needed. Also, send NO the procedure to the publication department of this LP Light Chart YZ, Sheet 2 Power Chart YZ, Sheet 1 manual for possible inclusion.


5. Most failures are considered hardware until proven Wait Light On and/or Error Message otherwise. Wait or Message :WA NO Wait and/or Error Message Chart Chart W Examples:
1. Print Check
2. Reader Checks
3. Tape In Column Program Check Unexpected External Machine Check Multiplex Device Interrupts Error YES Obvious I/O Device XA PA DA NO Unexpected External Device Chart Chart D Program Checks Chart P Interrupts Chart W, Sheet 3 Console Red Lights Channel CPU Checks Selecto CA MA ΝО Multiplexor Channel Chart Chart M CPU Checks Chart C NA Multiplexor Catalog Number Chart Chart N Console Red Lights Selctor Channel Checks SA Unsuccessful Initial Pro-gram Load NO Selector Channel Chart Chart S IPL Oriented , IA NO IPL Chart Chart I YES 1401 Compatibility FA NO 1401 Compatibility Oriented Chart Chart F CPU Results in a Locked Hang-Ups, Loops and Stops HA NO Hang-Ups, Loops, and Stops Chart H LA JA Machine Language (Macro Program) Loops Chart L CF Stops and Special One Word Loops Chart J Undetermined Failure But Output Results Not Correct Wrong Results RA Missing Records or Wrong Results Chart R [BA] Diagnostic System Check Out Chart B EA Operators Console Check Out Procedure Chart E


Diagnostic Techniques Charts.


1. Initial entry can be by:


How to Use.
















Single-Shots in CPU			
ALD	Function		
DM051	Metering		
FA 101	MPX Channel Operation-Out Reset		
GA021	Selector Channel 1 Operation-Out Reset		
GA021	Selector Channel 1 Hold-Out Interlock		
HA 021	Selector Channel 2 Operation-Out Reset		
HA 021	Selector Channel 2 Hold-Out Interlock		
PF 042	1052 Carrier Return Line Feed		
PF 043	1050 Restore (Reset)		
PF 07 1	1050 Attention (Request)		
PF251	Audible Alarm (Optional)		




















On all stops at ROS address 10FF, a coded digit is displayed in the Main Storage Data Register. In the case of a set IC operation, the contents of the main storage location to which the instruction counter has been set are displayed. In the case of a sense switch operation, the resulting sense switch byte (98 of Aux. Stor. A) is displayed. In all other cases, the displayed digit has the significance shown in the R-Register Decode chart.

In addition to the coded digits which are detailed below, the following 1400 addresses are available on a 10FF halt.

- (1) The decimal instruction address is displayed in the BA-registers.
- (2) The decimal A-storage-address register is displayed by the MSDR lights.
- (3) The decimal B-storage-address register is contained in the U-and V- registers and must be displayed manually.

The hexadecimal equivalents of these storage-address registers are also available and can be obtained by displaying the following Aux. Stor. A locations:

- (1) The hexadecimal 1400 instruction address in locations 88 and 89.
- (2) The hexadecimal 1400 A-storage-address register in locations 8A and 8B.
- (3) The hexadecimal 1400 B-storage-address register in locations 8C and 8D.

The S-register is stored in byte 8F of Aux. Stor. A. If either S6 or S7 or both S6 and S7 equal 1, the respective 1400 storage-address register, A or B or both A and B, is displayed in hexadecimal rather than decimal form. A 1 for S6 or S7 denotes an invalid address for addressing storage. No hexadecimal-decimal conversion is attempted on an invalid address. For example: M%U1500R; - the contents of the A-storage-address register (%U1) is considered an invalid A-address.



R-REGISTER DEG	COUL CHARI			
Digit Displayed In MSDR	Reason For Halt	Comments		
00	Normal stop. Appears when the stop is caused by pressing the stop key, ending an instruction executed in instruction-step mode, or a match occurs in SAR Delayed-Stop mode.			
01	The program attempts to use an invalid 1400 B-address.	The address displayed in the BA-register lights is the address of the next instruction character which has a word mark. Working back from this next instruction assemble the failing instruction and attempt to determine why the B-address was invalid. Use a program listing if one is available. Was the instruction read into storage improperly?		
02	The program attempted to use an invalid 1400 A-address.	Same comments apply as for character 01 halt.		
04	The program attempted to use an invalid 1400 operation code .	The decimal address displayed in the BA-register lights is the address of the next character with a word mark. Working back from this address, determine the failing op-code. From a program listing, attempt to determine what the op code should be. Also investigate for a misplaced word mark.		
05	An invalid I/O operation was attempted; either the unit selection or the unit number was invalid.	Check the A-field of the previous op-code. The address of the previous op-code should be 7 less than the address displayed in the BA-lights. This halt identifies a problem with the hundreds and/or units position of the A-field. In the case of M%U1500R, the difficulty would be with the U or the 1.		
06	A storage-wrap condition occurred when an address outside of the system capacity was used to address core storage.	Check the op-code to ensure that valid addresses are being used. If these addresses are valid, check the storage size as defined in the CID. Cards 0320, 0390, 0420, 0500, and the last card of the IBM Standard CID contain references to storage size. If these addresses are invalid, attempt to determine what the address should be from a program listing.		
07	Storage protection occurred in 1400 mode.	Check the Q-register. Bits 0 through 3 should be either 0000 or equal to bits 4 thru 7. If these bits do not compare as indicated above, check the protection key in the last loaded PSW. This key must be equal to Q-register bits 4 thru 7. If these two differ, call for programming assistance. Check that the conditions specified by the last loaded PSW exist while the machine is operating in 1400 mode. If the key in the PSW is 0000 or equal to bits 4 thru 7 of the Q-register and this halt occurs, a hardware malfunction has probably occurred. See Chart P-PE (Storage Protection).		
08	An attempt was made to switch to 2030 mode without the PMS feature. May also be caused by erroneous interrupts.	Check the PMS control bytes for proper definition. Bytes 9C and 9D of Aux. Storage A contain bits that define the program-mode-switch subfeature. If the feature is not installed on the machine, these definition bits must be zero. The bytes are 9C O. Mode Sw On Inv I/O Op 1. Mode Sw On Console Op 2. Mode Sw On Printer Ops 3. Mode Sw On Inv Ops Mode Sw On Printer Ops 4. 5. Mode Sw On Halts Mode Sw On Tape Ops 6. Mode Sw On File Ops 7. Mode Sw On Error Stops Also check if an erroneous interrupt is forcing a bran to word 1102 (CAS logic page QE601). ROAR stopping on this word and displaying the F-register indicates what type of interrupt has occurred. Note: All bits of the F-reg are normally on. Bit 0 being off indicates a console interrupt. Bits 2-7 indicate that an external interrupt has occurred.		
09	An invalid source or destination address was specified on one of the following special 2030 PMS instructions: CFMT - 0E R1, R2 - COMPAT FEAT MOVE TO CFMF - 0F R1, R2 - COMPAT FEAT MOVE FROM CFLT - 0C R1, R2 - COMPAT FEAT LOAD TO	The third byte of the source and or destination address is non-zero. The next Basic 2030 instruction should be stored in Basic 2030 LS A9 and AA. Working back from that address, check the specified registers to determine why the addresses are invalid.		
0A	CFLF - 0D R1, R2 - COMPAT FEAT LOAD FROM The microprogram attempted to convert to BCD an address that was less than the bias address. This occurred during execution of a clear-storage or store-address-register operation.	example, M. H. aaa. When execution of the Move operation is attempted, the A- and B-addresses are fetched from LT and UV backup locations. These addresses are in hexadecimal format. When the clear-or store-star operation is attempted, these addresses are converted to BCD. If the address is less than the bias, the OA-halt occurs. When the PMS feature is installed, the programmer can alter these locations. Therefore, checking the 2030 opcode which can access these locations may point to the error. These op-codes are of the SI format:		
ОВ	Storage wrap low; the 2030 storage location 1 less than 1400 000 was addressed.	The BA-register may be invalid at this halt, ie., it may not contain the decimal address of the next instruction. If this is the case, repeat the job and ROAR stop on word 1002. When a match occurs, the next instruction address may be obtained by displaying bytes 83 and 84 of Aux. Storage A. Working bac from this instruction, determine the failing operation Suspect misplaced wordmarks.		
OE	The program attempted to index without advanced programming being defined by CID.	Check bit 1 of byte 9C in Aux. Storage A. This bit should equal 1. Card 0390 of the standard CID contains this definition.		


Digit Displayed n MSÐR	Reason For Halt	Comments
11	Some device other than the 1050 attempted to take a multiplexor-channel data-cycle while preparing to enter the 1050 data loop.	While waiting for TREQ to come up, another device sent its address in an attempt to take a data cycle. CAS logic page QG121, ROS word 1944 detects the Address-In signal. This routine is normally used to stack any outstanding status so that the channel is free to operate with the 1050. Check to ensure that this data-transfer request is not from a device which was initiated in Basic 2030 mode prior to a mode switch to 1400 mode. This is defined as an invalid operation in the PMS portion of the IBM System/360 Model 30 1401/1440/1460 Compatibility Feature Systems Reference Libary. If the operation was initiated in 1400 mode, a hardware problem probably exists with the device whose address was sent in. Also check that the proper signals are received by the device which was forced to stack its status.
21	A word mark was missing from the 1400 op-code during I-Cycles.	Usually occurs when a branch is made to a location not containing a word mark. The decimal BAaddress points 1 beyond this location. There is no easy method to determine the branch from address. Several steps which may be taken in order to further define the problem include: (1) SAR stopping on the location to which the branch has occurred to determine how it is changed during program initialization and execution.
		(2) Determine the operation when the failure occurs (perhaps through observing an I/O operation prior to the failure) and then operating in instruction mode to pinpoint the failing instruction
22	A wrong address was sent back from the channel during initial selection of a tape operation.	Restart the operation. If topes are on the multiplexor channel, ROAR stop on address 1AAO (CAS logic page QG761). The desired unit address can be found in the D-register. Execute the next micro word 1AA4; this sends Address-Out. Check the TCU to determine that the proper address was received. Place rate switch to process mode and early ROAR stop on word 1A93. If entry to 1A93 is via 1A92, Address-In came up. This address may be determined by displaying F1. If this address is different than the contents of the D-Register, a TCU problem probably exists. If entry to 1A93 is via 1A41, an invalid channel condition exists; for example: Opin and Select-In up simultaneously. If an address-mismatch condition does not exist at this time, single-cycle through the next several words to ensure that the proper address-compare branch takes place in word 1A98 or 1A99. If tapes are on a selector channel, ROAR stop on word 1A94 (CAS logic page QH021). The desired unit address can be found in the MSDR. This address is sent out to the TCU with the execution of ROS word 1A97. In word 1AA0 the address sent from the channel is compared to the address sent out. The address-compare branch takes place in word 1AA2.
23	GMWM in first position of tope write field.	A tape write command was issued. The first character to be written was a GMWM, which terminated the operation. Check the first data location to determine if there actually was a GMWM in this position. The decimal address in UV at this halt points 1 beyond the GMWM location. The B-field of the previous oper-code points at the first data location. Determine how this GMWM was inserted in this field Suspect tape drive failure or invalid programming. I the same situation were to occur on a 1400 system, the tape drive would have 'run away'. Check that this is not a delibertate operation by the customer.
31	A word mark was detected in the A-address of an I/O instruction, for example: <u>M</u> %U1500R	SAR stops on the main storage location containing the erroneous word mark. Determine when and why it is being set. Remember when SAR-stopping in compatibility mode, the hexadecimal Basic 2030 main storage address must be used rather than the 1400 decimal address. This can be obtained by performing a set IC operation to the decimal address and reading the hexadecimal address in the MN-register lights.
3F	A 2540 or 2501 reader error, a 2520 PFR error, or an invalid character has occurred.	Check the read-in area (001-080); any invalid characters have been replaced by a blank. Check the last card in the stacker for an error. If no invalid character has occurred, then unit check has been sent with the channel-end status from the reader; this means that an equipment-check condition, such as a hole-count error, has been detected.
41	An 8F character was detected at an address other than the bias address while in 1400 mode. For a 65K machine, this may indicate a 1400 high-wrap condition because 256 8F characters are placed between the upper limits of 1400 storage and the highest core address.	Detecting this character while in 1400 mode forces a microprogram trap to ROS word 1002. The displays at WX = 10FF cannot be guaranteed with this halt. In order to determine the location of the 8F character, check the BA-address and determine if it contains a valid address. Is there a word mark in the BA-address location? If BA contains a valid instruction address, determine what the failing opcode was; this may define the storage areas where the 8F was detected. Also check the A and B stars; these may point directly at the BF character or 1 position on either side of it. If these methods fail, ROAR stop on word 1002. When a match occurs, the failing location is displayed in the MN lights in hexadecimal form and the previous instruction address is in bytes 88 and 89 of Aux. Storage A (in hexadecimal). Once the failing address is know SAR stopping on this should point out how the 8F was generated. It may occur as a result of a diskout-of-sync condition or it may be read in via a Bosic 2030 prepared tope where 8F is a valid character.
42	Invalid channel status was detected following a tape-read operation (Selector Channel only).	ROS word 1A30 gates the GJ-assembler containing the channel status on to the Z-bus. The following word branches on Z = 0; if Z is non-zero, this halt occurs. The bit configuration of GJ at word 1A30 is: 0 - Program controlled interruption 1 - Incorrect length 2 - Program check 3 - Protection check 4 - Channel data check 5 - Channel data check 6 - Interface control check 7 - Chaining check If this halt occurs while operating in 1400 mode, a channel hardware problem probably exists. Check
4F	1442 Reader or Punch intervention required.	the selector channel chart. Chart S at SA. This stop indicates that a Not Ready condition exists at the 1442. This condition usually results from: (1) an empty hopper (2) a full stacker, or (3) an open cover.


Digit Displayed n MSDR	Reason For Halt	Comments
51	The program attempted to perform an I/O operation on a device for which the compatibility feature is not installed.	Working back from the BA-address, determine what the invalid operation is, for example, M%Y1201W for a machine with 1402/1403 subfeature. If this occurs while running a diagnostic test, check the TAD(s) to determine that the proper types of I/O devices are described. If this occurs while loading CID, the IJ backup locations that point to the first 1400 instruction may be erroneously set. Columns 28 and 29 of card 0380 specify the Basic 2030 main storage locations from which the first 1400 instruction is read. This instruction is contained on card 00A0 or 0080 of the CID and is loaded into the 2030 main storage. If the halt occurs while attempting a 1729, 1402, or 1442 load, the card-load or tope-load IJ address specified in bytes 90 through 93 of Aux. Storage A may be erroneously set. These locations are used to set IJ when 1729, 1402, or 1442 load is attempted. These locations should contain the addresses of a card-read or tape-read instruction located in Basic 2030 storage. These addresses are loaded from card 0390 and are contained in columns 6, 7, 8, and 9 for card load and 11, 12, 13, and 14 for tape load.
52	A device-end signal was received before a GMWM was encountered on a tape-write operation. This halt can occur on both selector and multiplexor channels.	This is probably a tape-drive or control-unit problem. If tapes are on a selector channel, refer to CAS logic page QH071. Word 1763 branches on Status-In and Service-In. If Status-In occurs before the group-mark word-mark, which normally terminates the operation, this error half occurs. If tapes are on the multiplexor channel, refer to CAS logic page QG791. Word 1A40 or 19C4 branches on Status-In and Service-In. Do not attempt to ROAR stop on a word containing the Status-In, Service-In branch; these are part of the data loop and cause overrun conditions, etc., when the match occurs.
55	A 1400 start reset function was performed.	
62	For tapes on the selector channel, this stop means that Status-In and Service-In came up at the same time during a tape-write operation.	This is probably a TCU problem. CAS logic page QH071 contains the word where the branch is made.
62	For tapes on the multiplexor channel, this stop means that the TCU disconnected during a tape-write operation.	This is probably a hardware problem. ROS word 1A40 or 19C4 (CAS logic page QG791) contains the branching conditions which detects this failure. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
7F	The program has issued a stacker-select command to a 2540 more than 6 ms after the previous card-read instruction was issued.	Check the program to determine if a lengthy I/O op was issued between the Read command and the stacker select. Also check the 2821 to ensure that the attention bit is sent to the processor during the 6 ms provisional feed time.
80	If this halt is used in conjunction with the 1403/2540 or 2501/2520/1403, it means either that there was no address compare (Address-In was not the same as Address-Out) or that a punch-transfer error occurred.	Early ROAR stop on word 1892. If the previous address displayed is 1818, a punch-transfer error has occurred; that is, an error occurred while filling the punch buffer. It can either be a Bus-Out check or an error internal to the punch which would result in bad parity data being transferred into the buffer. If the previous address was either 1896 or 1897, a no-compare condition exists between Address-Out and Address-In. This is probably a hardware problem in either the channel or the device. Check that the proper address was sent out and received by the device. Address-Out is sent during the execution of word 1801 (CAS logic page QG531). Also check the address sent in to verify the comparison and branch executed by the microprogram. The address compare is made in ROS word 1898 (CAS logic page QG531) and the branch is made in the following word.
80	When this halt occurs on a machine that has the 1442/1443 compatibility subfeature installed, one of the following situations has occurred: (1) A no-compare condition exists between Address-Out and Address-In. (2) A data-transfer error has occurred during a printer operation. (3) The print field was not terminated by a GMWM.	Repeat the operation and ROAR stop on ROS address 188A (CAS logic page QG261). If a match occurs, Address-In does not match Address-Out. The address sent out is contained in R-Register in its crossed form at this point. The address sent in can be displayed in FI. This is probably an I/O hardware problem. Check that Address-Out is properly received and decoded by the device; Address-Out is sent in word 1821 (CAS logic page QG311) and the address comparison is made in ROS word 1887 (CAS logic page QG301). If a match does not occur, there has been an error during data transmission, a unit check has occurred at channel end. This is probably either a Bus-Out error or a device error associated with receiving the data. This stop is set up on CAS logic page QG351 word 1842. Also, check if a GMWM (0F Hex) is in the print field; the absence of this character can also result in a unit check at channel end.
82	For tapes on the selector channel, this stop means that Status-In and Service-In came up simultaneously on a read-move operation.	This is probably a TCU problem. CAS logic page QH081 contains the word where the branch takes place.
8F	Tape-unit intervention is required for tapes on the multiplexor channel or on the selector channel. At this halt, IJ has been decremented to the op just attempted. BA points to this decimal address. Pressing START allows the operation to be tried again.	Unit check is in the status response to Command-Out during initial selection. Check that the TCU is online, that the desired tape drive is ready, that Aux. Storage properly defines the drives and control unit. (See the description for the 92 halt for proper definition), that a write operation is not being attempted on a file-protected drive.
90	The program has attempted to use an invalid d-modifier on a 1442/1443 operation.	Check the program residing in core storage to determine if the d-modifier is actually valid. If it is invalid, attempt to determine how it was introduced into the instruction stream. If it is valid, check the microprogram decode. The stop code is set in ROS words 1816, 1888 and 1893 (CAS logic page QG261)
90	Operational-In disconnect on 2540 or 2501 reader.	Op-in dropped during a read operation. This is probably a hardware problem. ROS word 18CD (CAS logic page QG561) contains the branching conditions which detects this failure. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.


Digit Displayed In MSDR	Reason For Halt	Comments
92	A tape error occurred on a tape initial program load.	A unit check is contained in the read ending-status of a 1729 tape load. This end status can be located by displaying F1 after executing word 1A46 (CAS logic page Q G802) when the tapes are on the multiplexor channel. When the tapes are on the selector channel, this ending status is displayed in GR following the execution of word 19D5 (CAS logic page QH081). When performing a tape IPL (1729 in switches FGHJPress SYSTEM RESET - ROAR RESET - START), the machine is forced to ROS word 1729 (CAS logic page QE521). This routine loads IJ-backup with the contents of tape-load-IJ (bytes 92 and 93 of Aux. Stor A). The instruction located at the address specified by tape-load-IJ is L9WIIO01R and is read into the machine from card 00A0 of the CID. After performing a start-reset function, the micro-program IJ-backup is loaded into IJ, and I-cycles are entered. After completing the read, IJ is forced to 1400 storage location 001 and processing of the data just read begins. Check that this is done correctly if the 92 halt occurs. Also check that the proper drive assignments have been made. Byte 81 of Aux. Stor. A must properly define the Basic 2030 drive containing the initial program: Bits 0 and 1 00 - 7-track @ 200 bpi 01 - 7-track @ 806 bpi 10 - 7-track @ 800 bpi 11 - 9-track Bits 2 and 3 should be zeros. Bits 4 - 7 contain the Basic 2030 drive number which is to be assigned as 1400 drive #1. Bits 4 - 7 of Byte 80 of Aux. Stor. A contains the TCU address. In addition, bytes 97 and 8B of Aux. Stor. A contain 7- or 9-track status information and must be initialized as follows: Bit 0 of each byte has 7- or 9-track status for tape unit 1, etc. If a bit of the first byte (position 97) is set to 1, the associated bit in position 97 is set to 0. If the corresponding bit of the second byte (position 8B) is set to 1, the associated ape unit is a 9-track phase-encoded drive with density set at 1600 bpi. If this bit is set to 0, the associated tape unit is a 9-track phase-encoded drive with density set at 1600 bpi. If this bit
A0	An Operational-In disconnect occurred during a 1403 print operation.	Op-in dropped during the data-transfer portion of a print operation. This is probably a hardware problem. ROS word 18BC (CAS logic page QG551) contains the branching conditions which detects this failure. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
AO	There was no GMWM in storage to terminate a 1442 read operation.	On a 1442 read operation, a GMWM (0F hex) is required to terminate the operation. Manually check the read-in area for this character; if there is a GMWM in read-in area, this is probably a hardware problem with the GMWM detection latch (ALD page AB031). If this halt occurs after mode switching from Basic 2030 mode to 1400 mode during initialization, check CID card 0384, columns 28 and 29 and card 0390, columns 8 and 9. These columns should each contain AD. Also check card 37. For non-65K mach, columns 18 and 19 should be 09. For 65K mach, columns 18 and 19 should be 09. For 65K machines, check card 38, columns 18 and 19. These should also contain 09. These cards cause a GMWM to be inserted in storage location 0082 of 1400 storage when compatibility mode is initialized via the 99 op code.
A2	Invalid selector–channel status was received on a 1400 branch–if–tape–error instruction.	Non-zero channel status was sent back from the channel on a TIO; Word 1A12 gates channel status on to the Z-bus (QH111). This is probably a channel hardware problem. Also check that the proper command was sent to the channel. Command-Out is sent during the execution of word 1AA4 (CAS logic page QH021). The command byte sent should be 00. Word 1AA9 (CAS logic page QH021) should reset GR prior to issuing Command-Out in word 1AA4. Check the selector channel chart (Chart S at SA) for additional assistance.
во	An Operational-In disconnect occurred during a 2520 or 2540 punch command.	Op-in dropped during the data-transfer portion of a punch operation. This is probably a hardware problem. ROS word 1820 (CAS logic page QG521) contains the branching conditions which detects this failure. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.
80	A printer error on a print operation or a 1442 error on a read or punch operation has been detected.	If on a read command, this signifies either an equipment check or an invalid card code. For the punch command, this halt identifies an equipment-check condition. ROAR stopping on word 1877 (CAS logic page Q G281) allows displaying the sense byte in the G-register. The sense byte makeup is: 0 - Command reject 1 - Not ready 2 - Bus-Out check 3 - Equip check (a) reader check (b) punch check (c) invalid card code punched (d) data error at channel end 4 - Data Check - invalid card code on read 5 - Overrun check If performing a print operation, the sense byte may be displayed in the G-register by ROAR stopping on word 1876 (CAS logic page Q G361). The sense byte content is: 0 - Command reject 1 - Intervention requiredprinter not ready because forms check, stop key, or carriage-stop key pressed , or cover interlock open. 2 - Bus-Out parity check 3 - Equipment check 4 and 5 - Typebar selection 6 - Channel 9 7 - Channel 12 If a 1403 is operated with the 1443 microprograms, the sense byte is: 0 - Command Reject 1 - Intervention RequiredNot Ready 2 - Bus-out Parity Check 3 - Equipment CheckParity Error in CU or device 4 - Data Check 5 - Not Used 6 - Channel 9 7 - Channel 12


Digit Displayed In MSDR	Reason For Halt	Comments		
B2	Status—In and Service—In occurred simultaneously on a 1400 read-load operation, for example: L%UXBBBR This halt is valid only when tapes are on the selector channel.	ROS word 1A63 (CAS logic page QH091) has this branch. Both Status-In and Service-In up at the same time probably indicates a channel or device hardware problem. Also check the set and reset of S4 and S5. These are the status indicators on which the branch is made. Use the selector channel chart (Chart S at SA) for checking the channel.		
Q	Operational—In disconnect on a multiplexor channel tape—read operation.	Op-in dropped on a tape-read operation. For a read-move operation, the branch is found on CAS logic page QG801; for a read-load operation (page QG802). This is probably a channel or device hardware problem. Also check the Status-In and Service-In branches. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.		
CE	This halt indicates that a premature data disconnect occurred on a read operation. Pressing the start key causes processing at the next sequential instruction but loses the record just read. To re-read, the operator must set the instruction counter to the address of a backspace-re-read routine.	The following conditions have occurred when this halt is reached: (1) Unit check in read end-status. (2) 12 or fewer characters have been transferred into storage. (3) The noise bit has been set in the TCU and has been recognized as bit 0 of the 2nd sense byte sent from the TCU. The noise bit being turned on implies that after the data-disconnect additional bits were found before the IRG was detected. Tape movement was continued until an IRG was recognized. Therefore, the data encountered after data transfer was halted has been skipped over.		
		This halt generally indicates a problem with the tape drives. Check the following: (1) IRG (2) Start/Stop adjustment (3) Dirty idlers/prolays (4) Ungrounded or improperly grounded drives.		
CF	1050 intervention is required.	Check for an out-of-paper, power-off, or off-line condition. Bit 5 of the 1050 tags indicates this intervention-required condition. These tags are gated to the G-register in ROS word 1946 (CAS logic page QG121). Branch on G5 to check for the intervention-required condition (CAS logic page QG141 word 197A).		
D2	A microprogram initiated sense operation was prematurely ended. This halt can only occur if tapes are on the multiplexor channel.	This is probably a hardware problem. ROS word 1A8D (CAS logic page QG781) contains the branching conditions which detects this failure. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.		
E2	Operational-In disconnected on a microprogram- initiated mode-set operation with tapes on the multi- plexor channel. This mode-set command is issued in order to send the track-in-error byte previously stored to the TCU.	ROS word 1A6C (CAS page QG781) contains the Status-In and Service-In branches for the track inerror mode-set command. If Op-In drops, this error halt occurs. This is probably a channel or device hardware problem. Taking the 1,1 branch does not mean that Status-In and Service-In came up simultaneously, but rather that Op-In dropped. Check the applicable hardware on ALD pages FA092 and FA041. Also refer to Chart D at DA.		
F0	A 1400 halt instruction has been properly executed.	Not an error halt.		
Fl	A 1400 halt instruction with an invalid B-address has been successfully executed.	Not an error halt.		
F2	A 1400 halt instruction with an invalid A-address has been successfully executed.	Not an error halt .		
F3	A 1400 halt instruction with an invalid A- and B-address has been successfully executed.	Not an error halt.		
FF	A 1400 halt-and-branch instruction has been properly executed.	Not an error halt .		


Digit Displayed n MSDR	Reason For Halt	Comments
10	Read-back check stop. A disk write instruction was followed by a disk instruction other than a read-back check.	If the I/O stop was caused by operator intervention, press SYSTEM RESET to clear the read-back check interlock, set IC to the beginning of the write operation, and press START to continue processing. If the I/O stop is caused by programming—a write disk without a subsequent read-back check—the program is invalid and should be corrected.
20	Channel-end or device-end not received during ending status.	This condition is tested for on QH381, location J3. At this time, a 2030 disk command should have been completed, and ending status posted by the file control unit. Ending status was detected at location J1 on QH381. The last 2030 disk command issued can be read from the B Aux. Storage XXBE. To recreate the 1400 disk operation that led to this coded stop, find the address of the next sequential instruction displayed in the B-star and A-star registers. The beginning of the disk instruction is this address minus 8. It is necessary to set up the disk control field correctly each time before executing the 1400 disk operation. To set up the disk control field prior to executing the operation, a disk control field can be moved into its working location with a move data or load data op-code. Note: If the disk operation is a multi-sector operation, a microprogram stop at the J3 location (QH381) causes time disorientation. It is necessary to reset and restart at the beginning of the disk operation.
30	Wrong address sent back from the channel during initial selection.	This stop is probably caused by a hardware malfunction in the multiplexor channel bus cabling or associated hardware. A test I/O instruction to the 2311 in question can be used to determine if the problem exists in Basic 2030 mode. The 2841 file control unit hardware that receives the Address-Out from the processor is located on page GA071 (2841 ALD Page). The 2841 FCU initial selection microprogram is on Q8010. During initial selection, the microprogram moves from location E2 to A6, where Address-In is raised. It is possible to single-step both the processor and the 2841 microprograms through the initial selection sequence. The disk compatibility initial selection microprogram is on page QH341 (2030 CLD Page), locations G5 through L8.
40	Unit-check status response to seek command, following address transfer.	This stop happens if the seek address sent to the file control unit is outside the range of addresses acceptable to the FCU. The address-transfer portion of a full seek is decoded to binary and stored in the B-auxiliary storage in addresses XXAD, E, F, and XXBO. The bytes stored in these locations for a seek operation are the CCHH values. The highest legitimate value that can be stored, is hex OO CB 00 9, which represents cylinder 203, head 9. If for any reason, a previous read operation placed non-zero values in addresses XXAD or XXAF, which were not removed by a built-in microprogram house-keeping program, the seek check can be removed, as an interim measure, by manually performing the following steps: (1) Note the B-and A-reg display of the 1400 program next address. (2) Press SYSTEM RESET to clear 2841 microprogram notation. (3) Set the processor to 1400 mode. (4) Set IC to I-next minus 8. (5) Press START to retry the seek operation. This type of stop has been eliminated for all known cases used by customer programs.
50	Operational interlock	This stop occurs when the control unit is disconnected from the processor, and the processor microprogram is at a microaddress, where it should be only when the two boxes are logically connected. The processor disk-compatibility microprogram can exit to the 50 stop from several places. This exit is taken whenever the processor microprogram is at a 4-way branch, waiting for service-in or status-in. If the control unit is disconnected, the 11 branch is taken to the 50-coded stop. During the execution of disk operations, the file control unit should stay connected until the operation is completed. The most probable time at which this stop can occur is when the disk compatibility feature is updated and a wrong EC level or incorrect CCROSS card is inserted. A wrong next-address in a microprogram block can put the microprogram into one of the 4-way branch blocks that leads to a 50-coded stop. It might be possible to correct this condition rapidly by checking the EC level and version of CCROSS cards installed during change activity. Another approach is to use EARLY ROAR STOP on the processor, and work back to the wrong CCROSS card. Installed during change activity. Another approach is based on the assumption that 2030 disk diagnostics had run successfully, and that the file control unit is working correctly. Disk compatibility CCROSS cards are from location 79-0 to 84-7.
60	Module overflow detected. The disk module value in Aux. Storage B B011, 2, 3, 4, or 5 is different from the module value specified by the disk control field of the disk instruction.	(Limited Usage). Change disk packs, if program depends upon module overflow to indicate pack replacement. All others: Set B010 Aux. Storage B to 40 hex. Set IC to 1400 displayed address -8, press console START to continue. In the IBM System/360, Mod 30 1401/1440/1460, Compatibility Feature Manual, Form No. A24-3255, see Appendix F card 410 - Disk File Functions, to determine whether this stop can be disabled for customer application. See Appendix D, Storage B Byte 10 Bit 1 on Module-Overflow Detection usage. Most users can disable this stop, and must disable this stop if they use labels on drives other than drive 0.



















Note 1: All CPU CF stops are listed except diagnostic test stops and 1620 feature stops.


* For additional aid in locating IPL failures, use a three-card hex loader in a
2540 and follow the step-by-step ROAR-STOP procedure on the IPL three-card
hex loader flowchart located on ROAR stop Chart 1


			hex loader flowchart loca	ted on ROAR stop Chart 1
WX ADDR	Туре	CLD Page No	Normal Cause	Hints and Aids
00B2	Stop	QA961	A second machine check occurred with check control switch not in stop, before the first machine check could be logged.	Check control switch to stop; try again or go directly to CPU check. Chart C, Sheet 1 at CA
00FF	Stop	QA941	Soft stop occurred because STOP key was pressed. Rate switch was in instruction step, or match occurred using SAR delayed stop mode.	Check process stop latch on ALD KC081
0328	Stop	QA951	System reset followed by pressing the START key once basic test BFF has run successfully 128 times.	If IPL initiated, suspect the multiplexor channel. Trap was not taken at previous WX 00EA, best action run priority controls repop micro test 3447
0578	IPL Stop	QC091	Attempted to IPL to an unavailable or non-existent device on the multiplexor channel, Select-In received in response to Select-Out.	Suspect: 1. Desired unit is off line 2. Desired unit does not recognize its address 3. Wrong address being sent out on channel Do: ROAR stop on ROS address 05A0 - QC051 Check Bus-Out and control unit statically
0649	IPL Stop	QC061	IPL was attempted to a non-ready device on the multiplexor channel.	Suspect: Control unit answers busy to initial selectio Do: ROAR stop on address 05AC, rate switch to single cycle, press START, A-Register now contains status from device.
0682	IPL Loop	QC351	During IPL on the multiplexor channel, the control unit failed to send Request—In or the CPU did not recognize Request—In, which is necessary to cause a multiplexor channel share request trap First card read did not have proper IPL data or data read in was blank. This is one way of causing a program check that causes this loop	Suspect: 1. If only one card fed into the stacker, suspect that it is not the proper IPL card 2. Request-In from control unit not getting to CPU. Check Request-In on ALD FA082 3. CPU failure to take multiplexor channel trap to WX 0010. 4. Operational-In appeared dropped to CPU 5. Reader clutch failed to energize Do: Run priority controls micro repop diagnostic test 3447 and multiplexor channel repop test 3346 (Vol 41)
06FF	IPL Stop	QC351	Bad final status received from source unit during IPL on the multiplexor or selector channel	Do: Go to Chart J, Sheet 2 at JB
08EC	IPL Stop	QC511	IPL attempted using address assigned to the 1052 console KB-Printer	ROAR stop on WX Address 00EA - QA951 and IPL again - If no match, place rate switch to single cycle and IPL again, scope diagnostic latch on DK011. This latch is not on while executing basic test causing a premature IPL trap to 0002 If a match occurred in 1, ROAR stop on 053A - QC041 and single-cycle through address formation for clues
0954	IPL Loop	QD091	Selector channel wait loop, waiting for selector channel chaining trap or share cycles.	Suspect: 1. CPU failed to take selector channel trap 2. Control unit failed to bring up Status-In or Service-In 3. Selector channel poll control problem Do: Run priority controls micro repop diagnostic test 3447 and selector FLT 3447 – 344A (Vol 41)
095E	IPL Stop	QD181	Initial internal channel status not equal to zero on selector channel IPL; or Program check occurred during IPL on selector channel.	Do: Go to Chart J, Sheet 2 at JC
0981	IPL Stop	QD011	Initial status from source unit during IPL on selector channel is non zero, or IPL attempted to non existent or unavailable selector channel	Do: Go to Chart J, Sheet 2 at JD
0A 15	IPL Stop	QD121	Non-zero channel status detected at completion of IPL on the selector channel	ROAR stop on WX Address 0A01 - QD121, rate switch to single-cycle press START. R-Register now contains ending channel status
0A7A	IPL Loop	QC451	A machine check occurred during IPL while check control switch was in process A multiplexor channel control check occurred during IPL Interface time—out occurred during IPL	Do: Go to Chart J, Sheet 2 at JE
10FF	Stop	QE691	1401 Compatibility coded stop, R-Register hexadecimal character determines cause	Do: Go to Chart F, Sheet 3
12F4	Stop	QE561	Machine check occurred in Compatibility mode with check control switch in process; or Second machine check occurred in Compatibility mode using mode switch on machine checks	Place in stop mode and catch error when it occurs, or go to Chart C, Sheet 1 at CA
1E4F	Stop	QG532	An RPQ operation (branch on next card column binary) was attempted but reader was not ready	Ready reader or ROAR stop on WX Address 1E4E – CLD QG532 and observe Status-In in multiplexor channel and control unit
















		F 1 0045	Do WX	
L-Register	CLD Page	Early ROAR Stop at	Registers Read at	Hints
01	QC021	0A89	052C	Zero count in CCW Byte 6 and 7 Check CCW display DL-Registers now holding the count.
02	QC021	0A89	0590	 Invalid flags in Byte 4 of CCW. Display L-Register. Low-order three bits must be zero.
04	QC021	0A89	0515	1. Initial operation has a TIC or
				2. Two TICs in a row.
				3. Inspect CCW string for this condition.
05	QC021	0A89	051D	1. Invalid command Byte, check Byte 0 of CCW.
06	QX021	051E	051B	Note 1 of CCW is not zero. Check CCW for this Condition.
07	QC011	058A	0572	1. Protection error in CCW.
				2. CCW address too big for memory size.
				3. Byte 0049 must be zero for 2030.
				4. Check CAW format using CE Handbook or SRL Manual.
08	QC021	0A8B	0517	Two successive TICs . I- and J-Registers now have address of CCW that had the second TIC as its command . Inspect CCW string for this condition .
09	QC011	0526	0522	The new CCW address designated by a TIC command was not located on a doubleword boundary.
0A	QC061	0A8F	0611/ 0613	Memory wrap when CCW was being updated during a chaining operation
ОВ	QC101	0A8B	069C	 Zero count detected while data chaining or invalid flag Byte.
				2. Check L- and D-Registers for count.
				3. Check S–Register for 5 bit being on . If 5 bit is off, an invalid flag Byte was detected .
				4. Check CCW for these conditions.
0C	QC101	058B	053C	1. Memory wrap on next CCW address while CDA.
				2. I– and J–Registers now should indicate zero.
0D	QC021	0A8F	052D	 Zero count detected during a command chain. Check L- and D-Registers for count.
				2. Check CCW string for these conditions.
0E	QC031	0A8F	052A	1. Invalid flag Byte while command chining.
				2. L-Register contains flag Byte.
				3. Check CCW string for this condition
1F	QC131	0A8F	06BC	Memory wrap detected while command chaining. Next CCW was located outside of memory. I- and J-Registers are 0000.
				Check CCW string for a CCW located in the last 8 locations in memory. This one is chaining out of memory.
2F	QC131	0A8F		Command Byte all zeros detected while command chaining. U-Register now holds the command.
				I- and J-Registers now contain the failing CCW address plus 1.
				Check CCW string for this address and the indicated error condition.


























Unit Description	Symptom or Cause	Notes and Hints	Suggested Minimum Quick Check		
052 Key Board 052 Printer	Missing characters caused by console attachment failing to read punch-1-clutch signal	Check interface cables in the 1051, the half board 01F-A1, and in the CPU on boards 01A-C2 and C3 (ALD PF 521)	Run the read inquiry macro diagnostic 902 Vol 43		
	Extra character in storage Wrong data in storage; good data	Console request-in line may not be resetting properly (ALD PF021) Check PT & T to EBDIC Translate			
	on 1052 printer 4. Wrong data on printer; good data in storage	starting at PF 291 through PF 331 Definite 1051 or 1052 printer failure			
1052 Printer	Missing characterscaused by 1051 home loop timer running slower than the console attach- ment clockor console attach- ment clock faster than 1051 timer	Check attachment clock timing; refer to note on ALD PF011 Check 1051 home loop single shots in 1051 manual page 131TM	Run the basic write function macro diagnostic 900 Vol 43		
	Only one character of a message prints. This may also be the wrong first character	Posssible that 1050-Request-in line not being reset (ALD PF071)			
	1050 intervention required would cause no message to be accepted by 1052 printer (indicator on lower right of console under CPU status)	Is printer paper under interlock Is CPU switch off Check EPO switch inside back cover of 1051			
	4. Incorrect data	Turn the 1052 CPU switch off. Type A through Z. If incorrect character prints, 1051 or 1052 is at fault. On-line check the EBCDIC to PT & T Translate on ALD PF 191 through 222			
1403 Printer	Wrong chain on 1403 or wrong UCB image	Check job for proper chain and UCB deck	Run printer macro diagnostics		
	Hammer check circuit malfunction not catching extra or missing hammer fire, or failure to receive data check on unprintable UCS character	Diagnostic F832 will check this	1. F 832 (UCS printers) (2821 Vol 8) 2. F 836 ripple print (2821 Vol 8)		
	3. Interface or 2821 failure causing data record to be cut short				
_	Multiple pick or drop of bits in UCB Multiple pick or drop of bits in	Reinitialize UCB			
	print buffer 6. UCB parity-check circuit failure				
	 Print buffer parity-check circuit failure 				
	8. Sync-check error circuit failure	To ensure back in sync, open and close T-casting or initialize the UCB.			
	End-of-forms indication mal- function	Test off-line			
	10. Failure to recognize data checks could be caused by the BLOCK DATA CHECK LATCH or the FOLDING LATCH in 2821 (in UCB only)	Diagnostic F832 will check this			
	11. Missing slug on chain or broken hammer	One character or one print position			
	 1401 compatibility missing last 32 positions of print line 	Missing bit 0 in COMP AUX storage-B of byte 8C. This bit is reset on 8K machines if operator presses the load key with 1402 in the F, G, H, and J switches; then does system reset, ROAR reset, and start			
2400 Tapes	Drive start-stop time maladjust - ment	Most probable cause	Run the following macro diagnostics to check tape		
	 Check to see if the forward stop delay noise trigger ever comes on. Records can be skipped if it does 	This is usually a result of malad- justed drive start-stop times	start-stop times: 16K systemsF521 and F522 8K Systems3523 and 3524 only		
	Tape being used was generated bad at a previous date, possibly on another system	Check tape source, and the age and condition of the tape	All systems—for Diagnostic Check F510		
	Detected hard errors not being handled	Run job with error hold plugged on TAU	All tests are in MDP Tape/TC		
	 Failures in special recognition circuits and command codes such as single tape mark records, noise bits, EOF, erase, back- 		(Vol 3)		
	space and forward space commands 6. 1400-compatibility mode: check the operation of the GMWM latch on CPU ALD MB 022				
	7. Failures with data convert, translate, and densities, either				


Description	Symptom or Cause	Notes and Hints	Suggested Minimum Quick Check		
Unit Description 2540 Reader 2540 Punch	Two cards feeding piggy-back through reader	Check reader throat adjustment; if near .020", this is a possibility	Run macro diagnostics 1. F821 routine 1		
	 Interface or 2821 failure causing data record to be cut short 		(punch 27 cards)		
	Any error check circuit not	Running cards with one set of	2821 Vol 8 2. F811 routine 1		
	functioning would fail to catch input errors	brushes removed will check one possibility	(read same 27 cards) 2821 Vol 8		
	Multiple pick or drop in reader buffer	Filling	2021 7010		
	5. Cards way off registration	Very remote			
2540 Punch	Failure to give dummy write to punch at end of job allows one card to be left in punch. This	Check program for proper punch end procedure			
	card is not checked when nonprocess runout key is pressed		Same as 2540 Reader		
	Using EOF key on other than PFR can cause a missing record when cards are allowed to run out, new ones placed in hopper, and job continued	Use EOF on PFR operations only			
	Punch check circuit failure in conjunction with valid punch check	Lift punch brushes, check for errors when punched cards are fed			
		2. Check the PCH BRUSH CL DELAY INT signal			
	4. See No. 2 on reader	DELAT IIVI SIGNAI			
	 Punch buffer pick or drop of even bits 				
2841/2311 Files	1. Intermittently missing data or	Head alignment problems can	1. Run the 2841 nonresiden		
	receiving no-record-found	cause this. But if adjustment is made beware of causing new	micro testread/write 100 address marks.		
		problems while trying to read	2. Run the 2841 macro test		
	2. Missing records resulting in	packs written before adjustment 1. Have customer temporarily	602 (MDP Vol A02) 3. Run the 2841 interchang		
	no-record-found	add a patch to his program to	ability macro test 613		
ĺ		do a read-back check after every file-write command	(MDP Vol A01)		
		2. Suggested programming			
		procedure after no-record- found			
		a. Read home address to ensure			
		correct cylinder b. If not correct cylinder, a			
		recalibrate command should			
		be issued c. If correct cylinder, retry			
		the original record at least			
		10 times Note: STEP C may have to be			
		patched in some operating systems			
		3. Address marker detection circuit			
	3. Missing or short-length records	failure 1. Run 2841 in check-stop mode			
	with no indications	to ensure that all detected errors are caught and handled			
		2. Address marker detection			
		circuit failure and the program			
		is not checking record identification			
		 2841 metering=in line is not forcing CPU metering=out 			
		when the CPU is stopped and			
		the file command is still being executed. Check -0 channel			
	4 1400	to meter line on ALD KU011			
	1400-compatibility count fields and data fields located	The compare-disable bit 1400 AUX storage B UCW (XX10) bit 0 was			
	on the wrong cylinder.	possibly on when data records were			
		written. This bit should be on only during the original 1400			
		formatting of the disk			





































OVER-ALL SEQUENCE



DETAILED SEQUENCE



NOTE:

- 1. File Control Unit Decodes the 02 as a Read
- 2. Control Unit Causes a Seek to Cylinder Zero
- 3. Selects Head Zero
- 4. Search Address Mark on Record One
- 5. Reads Record One Data Field (24 Byte Loader)
- 6. Present Ending Status
- 7. Channel takes an OOB Trap if Chaining is designated in the Selector Channel GF Register

I OBJECTIVE APPROACH TO CHANNELS

A. Enter the following program using the illustrated variables desired to simulate your failure. Enter the program by using either manual store or BF6.

NOTE: Clear Memory using BF8 prior to entering program.

Review of BF6 procedure:

- 1. System Reset
- 2. Set IC to 1st Address to be Altered
- 3. Roar Reset to BF6
- 4. Start
- 5. Set Switches HJ to Desired Character
- 6 Star
- 7. Repeat Step 5 & 6 until Data Entry is Complete
- 8. Set IC to 500; Depress Start

By insertion of the following instructions in front of the I/O program, we can simulate customer operation. This is accomplished by introducing a time constant prior to execution of the I/O program.

MAIN STORAGE ADDRESS


Load Reg 04F8 41 10 01 00

Branch on Count 04FC 46 10 04 FC


0500 - Beginning of I/O Program

In the above example, we load register 1 with a value of Hex 100 which in turn causes the Branch on Count instruction to cycle 256 times prior to entering the I/O program. It should be noted that by changing the address in the Load Reg instruction varies the cycle time on the Branch on Count instruction.

MAIN STORAGE ADDRESS



PROGRAM FLOW IN INSTRUCTION STEP FOR SELECTOR/MPX CHANNELS



Address of Next Instruction Displayed in A & B Reg in Instruction Step.

NOTE: Initial Test I/O after System Reset has: CC = 0,


IB = 00 CSW = 00


CSW = 00


Condition Code settings shown in charts are after execution of instruction.


MPX - Channel									
Address Trace	500	504	500	504	500	504	508	50C	510
Condition Code	1		1		0		0		
Interrupt - Buffer	00		00		00		08		
CSW - Byte 44	08	08	04	04	04	04	04	04	04
CSW - Byte 45	00	00	00	00	00	00	00	00	00


SEL- Channel							
Address Trace	500	504	500	504	508	50C	510
Condition Code	1		1	0	0	0	0
CSW - Byte 44	0C	0C	0C	0C	0C	00	0C
CSW - Byte 45	00	00	ე0	00	00	00	00

















500 M 555 666 507 B 555 666 1 **DETAILED SEQUENCE** OVER-ALL SEQUENCE ROS ADDRESS LOGIC PAGE INFORMATION 1400 OP Code = 94 Readout OP Code Check 11CD QE001 OP Code for WM displayed in R-Reg R-Reg Bit 1=0=WM I Op of I Cycles 11F2 -QE001 MN= Addr of Bit Set Up Addr To Readout the Bit Signfc. OP Code read-Signfc. OP Code,R= out Bit Signfc OP code should be 80 Check for in-Bit Signfc. OP Code inval. OP Code tested on prior word val. OP Code Check Bits 0 & 1 of Bit Signfc. OP Code 1110 QE011 Store B Star in Aux A Save B Star for possible Store B-Star Storage 8A Op Code 111B -QE011 Hundred Digit of A-Readout Hundr. Byte of Field will be in R-A-Field Addr Reg 112F -QE011 Tens Digit of A-Readout Tens Byte of A-Field will be in R-Field Addr Reg Units Digit of A-Field will be in R-15E4 QE051 Readout Units Byte of A-Field Addr Reg Readout Hundred Byte of Hundred Digit of B-119E QE061 Field will be in R-B-Field Addr Reg I.E. A-Field Hex OE071 Xfer of B-Star to A-Star equiv. Addr is now in LT Reg Tens Digit of B-Field 112F QE011 Readout Tens Byte of Bwill be in R-Reg Field Addr Check for Index 15E4 QE051 Units Digit of B-Readout Units Byte of B-Field will be in R-Reg Field Addr B-Field Hex Equival. Addr is now in UV Reg 1198 QE061 **B** Star Complete 119C QE061 Readout Possible Modifier In this program Example = Bor next OP Code, Check for WM


1400 COMPATIBILITY I CYCLE

Do E Phase of Move OP












1401 COMPATIBILITY PRINT OPERATION




444 M % U 1 500W 452 B 444 456 -**DETAILED SEQUENCE** OVER-ALL SEQUENCE INFORMATION ROS ADDRESS LOGIC PAGE Op Code Has Go to Error Routine a WM Yes Set-up Addr to Readout 11CD QE001 Bit Significant Op Code Readout Bit Significant 1170 Op Code = 80 QE001 Op Code, Check for Invalid Op 11F2 -QE001 Set Status Bit to Denote Bit Significant Op Special Op Code Should be in R-Reg 1110 - QE011 Store B Star in Local UV has B Star, Put Store it into UV Backup 111B — QE011 Readout Hundreds Byte of Hundreds pos of A-Field, Check for a M, A-Addr in R-Reg L, or U Op Check if Hundreds Byte=% 1125 QE021 1121 QE021 Set Hundreds Byte into a Hundreds Character Hardware Reg and Readwill go in D-Reg out Tens Byte Should be Displayed in R-Reg 11C0 Changes Low Order QE021 Start to Change Op Code Bits of G-Reg to D to 2D Tens Pos of A-Addr in R-Reg 11BD QE021 Readout Units Byte and Set Tens Byte into B Star Check Tens Char for WM Units Position of A-QE081 11C5 Set Units Byte into B Star Addr in R-Reg, After Check Unit Byte for a WM execution of this word the V-Reg has the tens & units addr 112B QE081 Store Hundreds Byte into A-Hundred Backup in MPX Storage High Order Bits of 116E QE081 Complete change of OP G-Reg set to Hex 2 Code to 2D QE061 Check if A-Field was Also reads out 1198 just finished Hundreds pos B-Add Transfer B Star to A Star Transfers V–Reg to T– 119E QE061 Reg, Check for WM in hundreds pos of B-Field, Hundreds pos of B-Field is in R-Reg Check Hundreds Byte of Checking for a 11A5 QE071 possible invalid add "B" Address For Bit 0 on Transfers U-Reg to L-Reg 11AE QE071 Readout Tens Byte of B-Addr, put Hundreds Byte into B Star Check Hundreds Byte for Zone Bits Bits 2 & 3 112F -_ QE011 Set Tens Digit and High Tens position of B-Field is displayed in Thousands Hex Digit into B Star, Check tens byte R-Reg for WM, Check if Tens Byte invalid




444 M %U1 500R 452 B 444 456 -DETAILED SEQUENCE OVER-ALL SEQUENCE INFORMATION ROS ADDRESS LOGIC PAGE QH001 1A81 Store Device Addr in MPX Set Channel 1 Latch 6 1A45 QH001 Turn on Sel Channel Re-5 quest Latch, Reset Channel, Turn on Supp Out, Set Device into a Hardware Reg - QH011 1A85 -Attempt to set Poll Ctrl Op In - Addr In and Sel Out Could be up at this time if a CE and/or a DE is pending Supp Out is Up. 1A87 Check if Stat In is Up QH011 Poll Ctrl would have been set if the device and the control unit were free. Op In & Sel Out up would have prevented it from setting 1A43 QH011 Control On Νo Set Poll Control 1A85 QH011 Check if Addr In is Up Op In - Addr In 1A89 QH011 Sel Out - Supp Out Should be Up Send Comm Out 1A86 QH011 QH011 Wait for Stat In to come up Op In - Stat In 1A8B Sel Out Reset Sel Out 1A8A QH011 Send Comm Out Queue Stat Comm Out Issued 1A91 QH011 Stack Status 1A8C QH011 Wait for Op In – Stat In to fail Reset Supp Out 1A84 QH021 Nο Control Unit Busy Yes Set Up Last Tape Unit 1A94 QH021 Used Device Addr Store Device Addr in 1A95 QH021 MPX Storage Send Addr Out 131F QH021 Set Sel Out Op In - Addr In 1AA1 QH021 Sel Out Device Addr in GR Wait for Addr In 1A9D QH021 Check for Corr Addr 1AA0 QH021 Store Comm in MPX Stor 1AAB QH021 1AA8 QH021 Unit Busy Νo Set GR to 00 for Test GR = Comm Issued **1AA4** I/O Comm Issue Comm Set Comm in GR,1st Issue Comm Out, 1st Time though on 9 track Comm is a Read, on 7 track drive the 1st Comm will be a Mode Set








1400 COMPATIBILITY - TAPE SELECTOR SETUP - TAPE WRITE OP 9 TRACK DRIVE


2 Part 2













444 M % U 1 500W 452 B 400 456 ·







I 1400 FILE COMPATIBILITY

- A. To allow proper operation of the included programs and stop words, the following initial preparation is necessary.
 - 1. Initialize Disc Pack in 360 Mode writing Home addresses and record zero on all tracks using

Surface analysis should also be done to flag defective tracks.

- 2. Load Auxiliary Storage using either CID or 3F00.
- 3. Write 1400 addresses with Clear Disc Program.


Item 3 can be bypassed if 1400 Write Address Operation is to be performed first with Compare Disable Bit on. This will write addresses on a given track and allow other tests to be run on that track.


- B. When restarting any of the example programs, a second error may occur if the following is not performed.
 - 1. Do 1400 Start Reset
 - 2. Start program at an instruction that will restore the DCF.
- C. A Validity Check during Read or Write will break chaining. This will force a Sector Count 000 Indicator (Bit .7 of Operation Register). The number of sectors not processed will be indicated in the 1400 DCF.
- D. Sector Read and Write with addresses will post a No Address Compare (X) if the last Record Address is not 16 or greater. This test is made to check for missing 2311 address marks. (QH531, Word 1D1D).

This may cause confusion if a Validity Check breaks chaining before 16 records are processed. Result is that X and V are posted when V is the actual cause.

- E. If an Alternate Track is assigned, the 2311 Carriage will be restored at the end of each completed 1400 Operation or 20 Sectors. This means that a RBC following a Write Operation will have to seek to the Alternate Track and return as did the Write Operation. Also, if a number of tracks are to be processed (sector count greater than 020) and more than one is flagged, the 2311 Carriage will be restored after each Alternate Track Read or Write is completed. Therefore, an Alternate Track Seek can occur more than once during a single 1400 Operation.
- F. Auxiliary Storage B 90,92,94,96 and 98 (File Unit Addresses) must be in sequence when doing Address Operations or Alternate Track Operations or a No Address Compare will occur. The data in these addresses is always stored in K29 MPX on Initial Selection. When the above two operations are performed, a table look-up is done using the value in K29 MPX to determine the Auxiliary Storage Address that the actual cylinder value is stored in 91,93,95,97 or 99. An Out of Sequence Unit Address will result in looking up cylinder value for the wrong file. This procedure is necessary because some program applications use other than normal addresses on certain cylinders, such as labels. If addresses are abnormal, it becomes impossible to read 360 Record 0 or return to the proper track.
- G. Module Protect Check is defined on Head Seek flow chart.
- H. STOP CHECK is indicated on several flow charts. This is the first stop point since 1BB0 of the search command that will allow continuation of the operation without an overrum. Check FI = CE·DE, Op In and Stat In up, command code in Aux B-BE, updated CCHHR stored in Aux B-AD thru B1.

1311 DISK INSTRUCTION FORMAT





PERMANENT FILE AUXILIARY STORAGE LOCATIONS

						AU)	XILIAR	Y ST	ORAG	ЕВ						
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0				r Head												
	00	05	01	06	02	07	03	08	04	09						
1	Note 1	File Mod 00	File Mod 02	File Mod 04	File Mod 06	File Mod 08										
8	0	Sense 1	Bytes 2	3												
9	File Addr 00	Unit 0 Cyl Loc	File Addr 01	Unit 1 Cyl Loc	File (Addr 02	Unit 2 Cyl Loc	File U Addr 03	1	File Addr 04	Unit 4 Cyl Loc	Note 2					
			TLU fo	r Cylin	der 100 meric	's Deco	ode				Pre-			/	Always (00-7
A	00	50	10	60	20 lex	70	30	80	40	90	vious File				Cul	₩ Head
	00	32	0A	3C ,	14	46	1E	50	28	5A	Ор			Cyl 00	Cyl	00
В	Head	Re- cord	К	D	D				Note 5	1400 File Mod No.				File Unit Addr Init Sel	Last File Comm and	Scan Cond Note 3
						ΑUX	KILIAR	Y STO	ORAG	EΑ						
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
9										Scan Re- sult Note 3		Note 4				
А		ate Tra														
<u></u>	Cyl	Cyl	Head	Head					L							
	- MOD	P DISAB PROTEC HAS EMENTE	LE T	S	CAN L CAN E	Q 8	<u>WT</u> 0 0 0 0 0 0 0 0 0 0	HI I -0 EQ -11 I -0 EQ	RESULT 2 6 1 2 6 1	PU SCA	_	NOTE 4 400 BF 0 - NO 1 - BUS 2 - WLF 3 - ANY 4 - PAR 5 - NOT 6 - RBC	R BYTE ADDR C Y R ITY RDY	COMP	original	rnate peration, cylinder AE(K22) d here
				5	CAN H	ו פ	2 1	-0	2 6 1			7 - ON- Recalibra Necessa	Checke ate See			

From I Cycles

Details on the following address are on the individual charts for each operation.

I- Ring 8 ----- 11A8 1BA0 Initial Selection 1B90 1B92 1BA5 This section can be performed in single 1B3A cycle or Roar Stop and program may be 1880 continued without error. 1BB4 Head Seek 1B 1B8F 1BA0 Initial Selection 1890 1B92 Loop Until Search for 1BA5 ID and/or R0 Complete 1B3A 1BB0 **1BB4** Search ID 31 1B8F This section must be performed in run for program to operate correctly. Roar Stop Initial Sel 1BA0 ۱f may be used but a overrun will occur and 1B90 Error Loop Until Sector 1B92 program must be restarted. A sense Com-1BA5 Count is Zero mand can be forced by stopping in this Sense section. This will allow checking sense 1B3A Comm Command. 1BB0 1B8F <u>Read/Write</u> 1010 1BA0 Initial Sel 1B90 This section can be performed in single 1B92 cycle or Roar Stop and program may be 1BA5 continued without error. 1B3D-1B3A 1BB0 Sense - 04 1BB5 1C43 ▶ Stop on this Address and display Auxiliary B – BE for failing command Auxiliary B-BD for failing unit if read or write completed sectors can be determined by Auxiliary B-B1 or Return to 1 Cycles DCF of 1400 Program. 11CD ΙОр

II SECTOR OPERATIONS IN COMPATIBILITY MODE

Note the following characteristics of Sector OPs in compatibility mode:

- 1. Sector address is incremented in 360 CCHHR not 1400 DCF.
- 2. Updated CCHHR is not converted and stored in DCF until sector count 000 is detected.
- 3. Sector count is decremented in 1400 DCF.
- In event of error sector count could appear decreased and sector address may not be increased in the DCF. CCHHR in aux. B AD thru B1 should be checked for actual sector address value.
- 5. DCF incremented bit aux. B-9 A-Bit 3
 Bit 3 = 1 indicates CCHHR has been incremented
 (sector count more than one) therefore CCHHR
 must be converted 1400 format and zone bits
 stripped.
- 6. Zone bits will remain in DCF only if initial sector count is 001.

III SECTOR OPERATIONS - READ/WRITE/RBC


The following programs should be used when possible as they are tested and provide predictable results:

Read Op

500 M % F 0 800 R	Seek
508 M % F 1 800 R	Read
516 M 709 809	Restore DCF
523 B 532 Y	Branch on any condition
528 <u>B</u> 508	Loop
532 _ 500	
536	

Write Op

Seek
Write
Restore DCF
RBC
Restore DCF
Branch on any condition
Loop
Can be increased from 1
thru 20 depending on the
number of sector opera-
tions desired.
for each sector over



PROGRAM EXAMPLE FOR SECTOR WRITE WITH ADDRESSES (Write 20 Sectors with Addresses)

 $500~\underline{M}~\%$ F 0 800 R $508 \overline{M} \% F 6 800 W$

Seek to Cyl 050 (1400) Write Restore DCF

Stop/Seek Restore after

516 M 709 809 523 M % F 3 800 R RBC 531 <u>M</u> 709 809 Restore DCF Branch on any Condition 538 <u>B</u> 547 Y 543 <u>B</u> 508

551 <u>-</u> 700<u>*</u> 01 0000 020 800 * 01 0000 020 01 0000 2824 0 10 019

 547 ± 500

2930 **±**

PROGRAM EXAMPLE FOR SECTOR READ WITH ADDRESSES

 $500~\underline{M}~\%~\mathrm{F}~0~800~\mathrm{R}$ 508 M % F 6 800 R 516 M 709 809

700 * 01 0000 020

Seek Read Restore DCF

Error

523 <u>B</u> 532 Y Branch on any Condition Stop/Seek Restore after


 $528 \; \underline{\mathrm{B}} \; 508$ 532 ± 500

Error $536 \pm$

 $800 \, \underline{*} \,\, 01 \,\, 0000 \,\, 020$

2930 **±**

SECTOR READ WRITE WITH ADDRESSES - OBJECTIVES





Initial File Address to be Written Has Been Developed with the Cylinder and Record Count Incremented Plus 1 to Conform to 360 Format and Stored as CCHHRKDD in Aux B AD thru B4.


OVER-ALL SEQUENCE


DETAILED SEQUENCE


INFORMATION ROS ADDRESS LOGIC PAGE











IV SEEK OPERATION

- A. Initialize Auxiliary Storage
- B. Enter following program
- C Ready the 1st File
- D. 1400 Start Reset
- E. Start Program (Set 1C to 500)
- F. Execute program in single cycle or Roar Stop on address provided in flow chart for Seek Operation.

This program should do repetitive seeks between 1400 cylinders 000 and 050. The actual physical location on the Disc Pack are cylinders 001 and 051. The compatibility feature increments all 1400 cylinders plus one because cylinder 000 is reserved for 360 use.

 500
 M
 G
 F
 0
 600
 R
 Seek to Cylinder 00

 508
 B
 5
 0
 0
 0
 Branch on Busy

 513
 M
 G
 F
 0
 700
 R
 Seek to Cylinder 50


 521
 B
 5
 1
 3
 \tag{8}
 Branch on Busy

 526
 B
 5
 0
 0
 0
 Return to Seek


 600
 *
 0
 0
 0
 0
 0


 700
 *
 0
 1
 0
 0
 0


SEEK OPERATION -07





Refer to Individual Flow Charts for Details on the Following Command Codes.











Index

	9	<u>Chart</u>			Chart
A- and B-Address Setup, 1400		103	Decimal Multiply Example		023
Add Decimal, Example		021	Decimal Multiply, SS		022
Add Decimal, SS		020	Decimal Subtract, SS		020
Add Example, Floating Point		029	Decimal Zero and Add, SS		020
Add Logical, RR		005	Device Errors	DT	D
Add Logical, RX		005	Device Symptoms	DT	R
Add NormalizedDouble, Floating Point		028	Diagnostic Check Out	DT	В
Add NormalizedDouble, Floating Poin		028	Divide Decimal, Example		025
Add Normalized-Single, Floating Poin		028	Divide Decimal, SS		024
Add NormalizedSingle, Floating Point	tRX	028	Divide-Double, Floating Point-RR		032
Add, RR Add, RX		005 005	DivideDouble, Floating PointRX Divide Example, Floating Point		032
Add, RX Halfword		005	Divide Example, RR-RX		033 010
Add UnnormalizedDouble, Floating		028	Divide, RR		009
PointRR		020	Divide, RR		009
Add UnnormalizedDouble, Floating PointRX		028	DivideSingle, Floating PointRR DivideSingle, Floating PointRX		032 032
Add UnnormalizedSingle, Floating		028	•		
PointRR			Edit and Mark, SS		017
Add UnnormalizedSingle, Floating		028	Edit Example		018
PointRX			Edit, SS		017
	DT	YZ	Error Messages	DT	WX
	RS	24	Exclusive RO, RR		004
AND, RR		004	Exclusive OR, RS		004
AND, RS AND, RX		004 004	Exclusive OR, RX Exclusive OR, SS		004
AND, SS		015	Execute, RX Halfword		015 006
Auxiliary Storage Location, Permanent	RS	16	External Interrupt		008
File 1400		, ,	External InterruptUnexpected	DT	WX
Branch, 1442-, 1443-1400		152	File Op 1, 2, and 5		139
Branch and Link, RR		006	File RBC 1, 2, and 5, 1400		143
Branch and Link, RX		006	File RBC with Address, 1400		141
Branch Index High, RX		006	File R/W, 1400	D.C.	137
Branch Index Low/Equal, RS		006	FileRead/Write/RBC Sector Op 1400 File Scan, 1400	RS	17
Branch on Condition, RR		004	File Seek, 1400		145
Branch on Condition, RX		004	File Stop Codes1400	DT	125 F
Branch on Count, RR		004	Floating Point Instruction—See Instruction		Г
Branch on Count, RX		004	Name	11011	
			Forms, 1443–1400		154
Catalog NumbersMultiplexor	DT	Ν	Forms Op, 1403-1400		114
CFMT, CFMF, CFLT, and CFLF Instructi	ons	157	Hala I/O AADY B		
	DT	J	Halt I/O, MPX Routine Halt I/O, S1		042
	RS	3	HalveDouble, Floating PointRR		037
	DT	E	HalveDouble, Floating PointRX		026 026
Command Chain, MPX Routine		043	Hang Ups, Loops, and Stops	DT	026 H
Compare Decimal, SS CompareDouble, Floating PointRR		020 028	Hex LoaderThree Card	RS	11
Compare-Double, Floating PointRX		028	Head Seek1400	RS	20
Compare Logical, RR		010			
Compare Logical, RS		010	I-Cycles		001
Compare, Logical, RX		010	I-Cycle End, 1400		107
Compare Logical, SS		015	I-Cycles, 1400		101
Compare, RR		005	I-Cycle, 1400 Compatibility	RS	7
Compare, RX		005	Index, 1400		105
Compare, RX Halfword		005	Initial Program Load Initial Selection	DC	034
CompareSingle, Floating PointRR		028	Initial Selection 1400 File Command	RS RS	5 19
Compare Single, Floating PointRX		028	Input/OutputMPXSIO	RS	4
Console, 1400 Convert to Binary, RX		148 010	Insert Character, RX	113	003
Convert to Decimal, RX		010 012	Insert Key, RR		003
	T	C	Interrupts		007
	- 1	C	Interrupt, 1400		155
D. C. I. Maria			Invalid Address, 1400		104
Data Chain, MPX Routine		043	IPL, 1400		155
Data Loops, 1402-, 1403-1400		111	IPL Check	DT	1
Decimal Add Example Decimal Add, SS		021 020	IPL Stops	DT	Ĵ
Decimal Compare, SS		020	IPLTape and FileSelector Channel IPL Three Card Hex Loader	RS	2
Decimal Divide, Example		025	I/O Interrupt	RS	1 007
Decimal Divide, SS		024	I/O Interrupt to Store CSW		007
·		*	,		55/

	C	Chart			Chart
Last Initiated Address	DT -	H1	1403	-	114
Load Address, RX	J .	003	Read, 1402		112
Load and TestDouble, Floating Point-	-RR	027	1402 Read		112
Load and Test, RR		003	Punch, 1402		113
Load and TestSingle, Floating Point		027	1402 Punch		113 121
Load Complement Double, Floating Po Load Complement, RR	intKK	027	Tape Selector Tape MPX		116
Load Complement Single, Floating Poi	ntRR	027	Seek, File		125
LoadDouble, Floating PointRR		027	File Seek		125
LoadDouble, Floating PointRX		027	Scan, File		145
Load Multiple, RS	0.0	014	File Scan		145
Load Negative Double, Floating Point	KK	02 <i>7</i> 003	RBC with Address File RBC with Address		141 141
Load Negative, RR Load NegativeSingle, Floating Point-	RR	027	File R/W		137
Load Positive, RR		003	RBC, File Op 1, 2, and 5		143
Load Positive Single, Floating Point	RR	027	File RBC 1, 2, and 5		143
Load PSW, RS		007	File Op 1, 2, and 5		139
Load, RR		004 003	Console	DT	148
Load, RX Load, RX Halfword		003	Operator Console Checkout	DT	E
LoadSingle, Floating PointRR		027	Pack, SS		019
LoadSingle, Floating PointRX		027	Power Check Out	DT	ΥZ
			Print, 1403-1400		114
Machine Check		007	Print, 1443-1400	D.C	153
Machine Language Loops	DT	L	Print Operation—1401 Compatibility	RS	10
Missing Records Mode Switching	DT	R 156	Program Checks Program Error in MPX Channel	DT	P 044
Move Character, S1		014	Program Interrupt		007
Move Numeric, SS		015	Punch Operation 1400I-Cycles	RS	8
Move, SS		015	Punch Operation 1400Execute	RS	8
Move With Offset, SS		019	Punch, 1402-1400		113
Move Zone, SS		015	Punch, 1442-1400		150
MPX Channel Machine Check Routine	RS	044 4	Read, 1402–1400		112
MPX Channel Share Request MPX Data Loop	N3	039	Read Address1400 File Op	RS	18
MPX Errors		044	Read Data Loop 1402–1400		110
MPX Share Loop		043	Read Operation1401 Compatibility	RS	9
MPX Share Routine		043	Read, Punch, Print Op Decode, 1400		108
MPXSIOInitial Selection	RS	3	RBC, 1, 2, and 5, 1400		143
MPXSIOInput/Output MPXTest I/O	RS RS	4	RBC With Address, 1400 Read/Write With Address1400 File	RS	141 18
Multiplexor Catalog Numbers	DT	N	Sector Op	KJ	10
Multiplexor Checks	DT	Μ	ROAR Reset, 1400		155
Multiply Decimal, Example		023			
Multiply Decimal, SS		022	Scan, 1400	2.0	145
Multiply—Double, Floating Point—RR Multiply—Double, Floating Point—RX		030 030	Search ID1400 File Sector Op1400 File Read/Write/RBC	RS RS	21 17
Multiply Example, Floating Point		031	Sector OpRead/Write With Addresses		18
Multiply, RR		008	1400		
Multiply, RX		800	Seek, 1400		125
Multiply, RX Halfword		800	Seek Operation1400 File	RS	23
Multiply-Single, Floating Point-RR		030	Selector Channel	D.T.	034
MultiplySingle, Floating PointRX		030	Selector Channel Checks Selector Channel TIO and SIO	DT RS	S 6
OR, RR		004	Sense Command1400 File	RS	22
OR, RS		004	Set Key, RR		003
OR, RX		004	Set Program Mask, RS		007
OR, SS		015	Set System Mask , RS		007
Objective Approach to Channels	RS	3	Share Request MPX Channel	RS	4 013
Objective Flow Charts (1400) IPL		155	Shift Left, Double—RS Shift Left Logical, Double—RS		013
Interrupt		155	Shift Left Logical, SingleRS		013
ROAR Reset		155	Shift Left, SingleRS		013
Print, 1443		153	Shift Right, DoubleRS		013
1443 Print		153	Shift Right Logical, DoubleRS		013
Forms, 1443		154 154	Shift Right Logical, SingleRS		013 013
1443 Forms Stacker Select, 1442		154	Shift Right, Single——RS SIO——Initial Selection——MPX	RS	3
1442 Stacker Select		151	Special 1 Word Loops	DT	J
1442 Read		149	Stacker Select, 1442–1400		151
Punch, 1442		150	Start I/O, MPX Routine		038
1442 Punch		150	C. I DOW		035
Branch, 1442-1443		152	6. 6 1 1400	DT	007 F
1442–1443 Branch Print, 1403		152 114	C .	DT	j
Forms, Op, 1403		114		-	003
, 5, , , , , , , , , , , , , , ,					

		Chart			Chart
StoreDouble, Floating PointRX		026	TIO and SIO Selector Channel	RS	6
Store Multiple, RS		014	Translate and Test, SS		016
Store, RX		003	Translate, SS		016
Store—Single, Floating Point—RX		026	Trap, Chaining on Selector Channel	RS	5
Subtract Decimal, SS		020	riap, chairing on selector chainer	K)	3
Subtract Logical, RR		005	Unpack, SS		019
Subtract Logical, RX		005	Onpack, 33		017
Subtract NormalizedDouble, Floatin	na	028	Wait Messages	DТ	WX
PointRR	.9	020	Write Address1400 File Op	DT	
Subtract NormalizedDouble, Floatin	n a	028	·	RS	18
PointRX	19	020	Wrong Results	DT	R
Subtract NormalizedSingle, Floating	9	028	Zero and Add Decimal, SS		020
PointRR			, , ,		
Subtract NormalizedSingle, Floating	g	028	99 Op		156
PointRX			1050 Console Routines		045
Subtract, RR		005	1311 Address Control Field	RS	16
Subtract, RX		005	1311 Disk Instruction Format	RS	16
Subtract, RX Halfword		005	1400 Compatibility Diagnostic	DT	F <i>7</i>
Subtract UnnormalizedDouble, Float	ing	028	Techniques	٠,	. ,
PointRR	•		1400 Compatibility I-Cycle	RS	7
Subtract UnnormalizedDouble, Float	ing	028	1400 Compatibility Tape Read	RS	12
PointRX	J		Operation Sel. Ch.	K3	12
Subtract UnnormalizedSingle, Floati	na	028	1400 Compatibility Tape Read	RS	14
PointRR	J		TMPXR	IV.3	14
Subtract UnnormalizedSingle, Floati	na	028	1400 FileAlternate Track	RS	24
PointRX	3		1400 File Auxiliary Storage Locations	RS	16
Supervisor Call, RR		007	1400 File Compatibility	RS	16
, , , , , , , , , , , , , , , , , , ,		30,	1400 FileHead Seek	RS	20
			1400 FileInitial Selection		
Tape, MPX 1400		116		RS	19
TapeMPX Ch., Tape Write,	RS	15	1400 File Read/Write/RBC Sector Op	RS	17
9 Track 1400	K2	13	1400 File Search ID	RS	21
Tape Operation1400 I-Cycle	DC	11	1400 File Seek Operation	RS	23
TapeRead 1400 Compatibility	RS	11	1400 FileSense Command	RS	22
TapeRead Operation1400	RS	14	1400 File Stop Codes	DT	F
•	RS	12	1400 I-Cycles		101
Compatibility Sel., Ch.		101	1400 Invalid Address		104
Tape Sel. Ch., 1400	D.C	121	1400 Stop Codes	DT	F
TapeSel.Ch. Tape Write, 9 Track	RS	12	1400 Tape Operation 1 Cycles	RS	11
1400			1401 CompatibilityPrint Operation	RS	10
Tape SetupMPX Channel, Tape	RS	15	1401 CompatibilityPunch Operation	RS	8
Write 9 Track 1400			1401 Compatibility Read Operation	RS	9
Tape SetupSelector Channel,	RS	12	1402-, 1403-1400 Data Loops		111
Tape Write 9 Track 1400			1402-, 1403-1400 Ops		109
Test and Set, S1		014	1402–1400 Punch		113
Test Channel, MPX Routine		042	1402–1400 Read		112
Test Channel, S1		034	1403–1400		114
Test I/OMPXPrinterReader	RS	3	1442-1400 Punch		150
Punch			1442–1400 Read		149
Test I/O, MPX Routine		041	1442–1400 Stacker Select		151
Test I/O, S1		036	1442-, 1443-1400 Branch		152
Test Under Mask, S1		014	1443-1400 Forms		154
Three Card Hex Loader	RS	1	1443-1400 Print		153

READER'S COMMENT FORM

IBM 2030 Processing Unit System/360 Model	30
Field Engineering Diagram Manual	Y24-3466-2
 Your comments, accompanied by answers to the following publications for your use. If your answer to a question please explain in the space provided below. Comments of IBM. 	is "No" or requires qualification,
Yes N	o .
Does this publication meet your needs?Did you find the material:	
Easy to read and understand?	
Complete?	
Well illustrated?	
Written for your technical level?	
What is your occupation?	
• How do you use this publication?	
As an introduction to the subject?	As an instructor in a class?
· · · · · · · · · · · · · · · · · · ·	As a student in a class?
For information about operating procedures?	As a reference manual?
Other	
Please give specific page and line references with your of the second seco	comments when appropriate.
If you wish a reply, be sure to include your name and ad	

COMMENTS:

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

READER'S COMMENT FORM

Your comments, accompanied by answe publications for your use. If your answ please explain in the space provided bel	er to a questi	on is "No" or requires qualification,
of IBM. Does this publication meet your needs? Did you find the material: Easy to read and understand? Organized for convenient use? Complete? Well illustrated? Written for your technical level?	Yes	No
What is your occupation? How do you use this publication? As an introduction to the subject? For advanced knowledge of the subject For information about operating proce		As an instructor in a class? As a student in a class? As a reference manual?

COMMENTS:

Thank you for your cooperation. No postage necessary if mailed in the H.S.A.

